Hi, I want to implement an HBM as cache on gem5, could you tell me if it is
possible, and possibly which source files I should modify or take
inspiration from.
Mokrane.H
___
gem5-users mailing list -- gem5-users@gem5.org
To unsubscribe send an email to g
Hello gem5 community,
I'm afraid my simulation is getting stuck when restoring KVM checkpoints with
DerivO3CPU while running a multithreaded application.
I'm running a full system with x86. Simulation is ok when restoring with
AtomicSimpleCPU (i.e., output prints all expected info).
I tried to
See https://gem5.atlassian.net/browse/GEM5-618
On Sat, Jul 3, 2021 at 5:23 PM lovline via gem5-users
wrote:
> Hi,
>We are working on an important project, and we want to use RSCV-V1.0
> vector instructions on Gem5.
>But we cann't find any features or codes about RSCV-V on Gem5.
>We s
Greetings,
I was trying to get the address range of each device in the arm device tree.
In gem5/src/dev/arm/RealView.py , I find many off-chip device like uart below:
uart = Pl011(pio_addr=0x1c09, interrupt=ArmSPI(num=37))
I am interested to know the memory-mapped address (address range) of
