Hi Nishant,
That¹s unfortunate. You can always compile without LTO by adding --no-lto
to the scons command line.
I suspect it is an issue with your compiler. Could you verify that it is
indeed built with LTO support (and linker-plugin support)?
Andreas
On 8/26/14, 2:49 AM, "Nishant Borse via ge
Hi,
I am unable to build gem5.fast and its terminating with the following error.
"g++: error: -fuse-linker-plugin is not supported in this configuration"
I am using gcc/4.8.2. I did run into similar error for --plugin for gcc/4.6.3
Is anyone aware why would I be running into this while compilin
Hi all,
I have been running Parsec benchmarks with x86 FS mode. I am running 4 cpus, 4
threads and using simlarge input set. My gem5 version is the latest stable
version (gem5-stable-aaf017eaad7d). I am using the x86_64-vmlinux-2.6.28.4-smp
kernel and the parsec image provided on the UT Austin w
Hello,
I am wondering if there is any way to boot the Linux kernel in Ruby FS mode
(Alpha ISA) without requiring the use of the DMA units. I am trying to do it
right now and it hangs as there is an unfulfilled DMA request.
Best regards,
Alex Tomala__
Hi Namitha,
Looking at the linux-boot in regressions, using the atomic CPU, on a modern
workstation:
Alpha: 25 s
ARM: 50 s
X86: 130 s
Andreas
From: Namitha Krishna via gem5-users
mailto:gem5-users@gem5.org>>
Reply-To: Namitha Krishna mailto:namitha...@gmail.com>>,
gem5 users mailing list mai
Hello,
Can anybody pls tell me how much time it takes to boot up linux on Gem5?
regards,
Namitha
___
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
Thanks Andreas and Debiprasanna for your reply. I wanted to use a Cycle
Accurate Memory System Simulator. I got more details about native gem5 DRAM
controller from gem5 publications page. I am doing some experiments with
LLC and its really good to know that native DRAM controller match
contemporary
Hi all,
DRAMSim2 is indeed integrated through a wrapper that has been part of gem5
since March. Note that we integrated it primarily as a reference
implementation, and that I would suggest to stick to the native gem5 DRAM
controller. It is more flexible, more tightly integrated with the gem5
c
Hi Ali,
Thank you for your reply. What you explained is exactly what I had to do on
hardware as well.. This segmenting off a piece of memory for each core can
be done in the linker script right and then you pass it to the bootloader?
or is there anything I'm missing here? Also, could you tell me h