If you give a 1,000,000 monkeys 1,000,000 typewriters, and give them
1,000,000 years to write stuff, one monkey will eventual write a Java
program. The others just produce Perl scripts.
I find perl unreadable. Python, Lua, Java, Ruby, ... I like all those
types of languages. Isn't
How do I get the page number to show up in gattrib?
Oliver
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
__
From: John Doty
To: gEDA user mailing list
Sent: Sat, March 5, 2011 5:37:37 PM
Subject: Re: gEDA-user: Get a pin or net list count
On Mar 5, 2011, at 12:24 PM, Oliver King-Smith wrote:
> Is there a way to get a pin or netlist count for a multi-p
Is there a way to get a pin or netlist count for a multi-page schematic
in gschem?
Oliver
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
I hope this is not considered list abuse, but I am looking for someone
to layout a board in geda's PCB.
The board consists of approximately 100 ICs and associated components.
There is a lot of repetition on the board, and most of the ICs are
single opamps, so the board is not as big
-user: Help I can move by REFDES
On 02/19/2011 09:41 PM, Oliver King-Smith wrote:
>I have managed to get my refdes for one component about 7" away
from
>the component. When I select the refdes I can seem to move it.
How do
>I get it back to my
I have managed to get my refdes for one component about 7" away from
the component. When I select the refdes I can seem to move it. How do
I get it back to my poor component?
Oliver
___
geda-user mailing list
geda-user@moria.seul.org
http:
If you are using the gtk gui, you have to modify the gpcb-menu.res
file. The pcb-menu.res file is for lesstif gui. This might be the
reason for the missing function. The syntax looks right to me.
Brilliant that was the problem! Thank you.
Oliver
_
Has this been done with the traditional autorouter of PCB?
---<)kaimartin(>---
_
Yes, I was screwing around to see how it would work. Overall I think
it might be better than the Eagle auto router. Do you recommend using
some else?
Oliver
I am trying to add a keyboard shortcut for Select by Name -> All
Objects.
I located my pcb-menu.res file and tried adding
{"All objects" Select(ObjectByName) active=have_regex a={"Ctrl-N"
"Ctrln"}}
but it doesn't seem to do anything. Does anyone have any suggestions
as to w
Is there a better work around for this rather than making my own
footprints?
__
From: DJ Delorie
To: gEDA user mailing list
Sent: Wed, February 16, 2011 7:39:07 AM
Subject: Re: gEDA-user: Strange resistor foot
).fp(...)
type construction.
Oliver
__
From: Oliver King-Smith
To: gEDA user mailing list
Sent: Wed, February 16, 2011 7:29:41 AM
Subject: Re: gEDA-user: Strange resistor footprints
It might help if I post more o
It might help if I post more of the file
# element_flags, description, pcb-name, value, mark_x, mark_y,
# text_x, text_y, text_direction, text_scale, text_flags
Element[0x "" "" "" 0 0 -3150 -3150 0 100 ""]
(
#
# Pad[x1, y1, x2, y2, thickness, clearance, mask, name , pa
I am trying to generate a pcb from my schematic using gsch2pcb. It is
generating syntax errors when I try to load it into pcb. The line in
question is ).fp(0603.fp,R229,87K). Here is a snippet of the listing:
#ElementLine[eval(-1*V1/2) eval(-1*V2/2) eval(-1*V1/2) eval(
V2/2) C
The pins have a diameter of 0.02" on the pga part I am using.
Unfortunately there seems to be no recommended land pattern for pga
parts I can fine. Does anyone have a recommendation for the drill size
I should be using for the 100 pin part?
Oliver
__
Does anyone have a PGA100 footprint made already?
I think the footprints are pretty standardized, but in case they are
not, this is the socket I am using:
[1]http://www.mouser.com/ProductDetail/Mill-Max/510-93-100-13-062001/?q
s=kJUkXSjFC7zF7XgyqhSPcw%3d%3d
If I layout the footpri
PM
Subject: Re: gEDA-user: Pages symbol
Oliver King-Smith wrote:
> Is there a way to get the pages symbol (or other equivalent symbol)
to
> automatically give the other pages it connects to?
What do you want to achieve?
---<)kaimartin(>---
--
Kai-Martin Knaak
I am getting this error when I run the DRC2
ERROR: Pin(s) with pintype 'open collector': U70:2 U70:4
are connected by net 'unnamed_net204'
to pin(s) with pintype 'open collector': U70:2 U70:4
The above statement is absolutely correct, these two pins are both open
collector
Is there a way to get the pages symbol (or other equivalent symbol) to
automatically give the other pages it connects to?
Oliver
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
I am running the drc2 file on my schematic. I am seeing a number of
unconnected pins on my ICs. This makes some sense, as the pins are
unconnected. Unfortunately these pins are not that important in
comparison to other unconnected pins.
I think it would be useful to flag in the ou
liver
__
From: Oliver King-Smith
To: gEDA user mailing list
Sent: Wed, February 9, 2011 7:47:29 AM
Subject: gEDA-user: drc2 crash
I am attempting to run the drc2 check with gnetlist. I have checked
each individual schematic separately, and drc2 works fine. But
-user: gattrib not showing part_numbers
On Feb 9, 2011, at 7:38 AM, Oliver King-Smith wrote:
> It seems like gnetlist could be used to "promote" an attribute to the
> schematic.
No. Gnetlist can't do that kind of schematic to schematic translation.
John Do
I am attempting to run the drc2 check with gnetlist. I have checked
each individual schematic separately, and drc2 works fine. But when I
tried to run them altogether I am getting the following crash:
In /sw/share/gEDA/scheme/gnet-drc2.scm:
518: 647 (if (null? list) 0 ...)
Therefore, this is a feature.
Stuart
On Tue, 8 Feb 2011, Oliver King-Smith wrote:
> I have defined a number of symbols with an embedded part # for ease
of
> ordering. An example of such a part # is
>
> T 700 1000 8 10 0 0 0 0 1
> part_number=PMBS3904
>
Subject: Re: gEDA-user: gattrib not showing part_numbers
On Feb 8, 2011, at 7:08 PM, Oliver King-Smith wrote:
> Does anyone know if this is a feature or bug?
It's the way it works. Whether it's a bug depends on what you're trying
to do.
John Doty No
I have defined a number of symbols with an embedded part # for ease of
ordering. An example of such a part # is
T 700 1000 8 10 0 0 0 0 1
part_number=PMBS3904
This is visible on the schematic (if you turn on invisible text).
However when I run gattrib on the schematic with this i
So I have a 25 page schematic, and I want to do some rudimentary checks
on it. For example I would like to know if I wired power pins to gnd
pins or only have inputs or outputs on a given net.
What tools does geda have for this type of checking?
What
___
I have asked this before, but I don't think I saw an answer. Basically
I would like to create footprints that have text in them, so for
example a transistor might use a Q? Or a connector might use a CONN?
Is there an easy was to do this?
Oliver
Ahh that helps, and the fact that I was specifying things in 0.01mils.
Thanks
Oliver
__
From: DJ Delorie
To: gEDA user mailing list
Sent: Sat, February 5, 2011 10:34:29 AM
Subject: Re: gEDA-user: Drill baby
So the :ChangeDrillSize(SelectedVias,=250,mil) would appear to be
exactly what I want, but it does not seem to change anything.
I tried selecting the vias and entering this, and I tried entering this
when I had the via tool active and then placing a via.
Any thoughts as to what I am
How do I make a whole that size in PCB?
Oliver
__
From: DJ Delorie
To: gEDA user mailing list
Sent: Fri, February 4, 2011 8:28:58 PM
Subject: Re: gEDA-user: Drill baby drill
Are you asking how to determine
I am trying to figure out the best way to make the drill size for a
footprint I am trying to make. The actual whole is^1/[4]-28 UNF 2A
which is about 1/4 of an inch drill size. What is the best way to do
this inside PCB?
Oliver
___
geda
I am having trouble getting the alt and ctrl keys to have there
intended effect on OS X. I am running inside of X-Quartz 2.5.1 on OS X
10.6. Does anyone know how to make these key work?
Oliver
___
geda-user mailing list
geda-user@moria.seu
I am trying to make a symbol with PCB. I followed the directions in
the manual. However, my text objects don't seem to be converting. Is
there a way to convert Text to ElementLines with PCB?
Failing that, is there a way to take some text and auto generate
footprint compatible outpu
quick and dirty fashion. It also lacks any comments.
Having issued my disclaimers, I am happy to post it. How do I do that?
Oliver
Oliver King-Smith wrote:
> There is no need to use the C++ code if you are a whiz at
> scheme, but I really don't like LISP.
You are n
> I extracted back out of
>Magic and reran the extract circuit in LTSpice as my LVS checker.
You
>can also run a simple LVS in Magic, but I did not find that
entirely
>reliable.
I'd like to hear more about this. Are you meaning functional
simulation to decide
I looked at Toped quiet a bit and did not think it was as good as magic
yet. I like the idea behind it, and it is much more modern feeling
that Magic, but it is still pretty immature.
Oliver
__
From: Bob Paddock
On 01/15/2011 10:52 AM, Florian E. Teply wrote:
> Hi folks,
>
> I seem to recall that some guys here use gEDA for chip design. John
> Doty comes to mind, but i think there are others too. I'd be
interested
> in the workflow as i will have to make up some clever test chips in
What is the point of the command Make Inv Text Vis in gschem, other
than aggravating me. I mean putting next to the Show Hide Inv Text is
just plain mean. And there is no way to change a bunch of stuff back
to invisible if you fail to notice your error. You have to go through
ever
;[1]...@noqsi.com>:
>
> On Jan 3, 2011, at 3:31 PM, Oliver King-Smith wrote:
>
>> I am trying to use the "generic-power.sym" in my schematic. I am
>> setting the net attribute to 5VA (for 5V analog). I was hoping
this
>> would make a
I have defined my diode with a model statement
model=Is=1e-22 Rs=6 N=1.5 Cjo=50p Iave=20m Vpk=5 type=LED
This works fine except the spice-sdb backend inserts a model statement
every time it finds one of the diodes. Is there a way to have the
model statement only once.
Oliver
__
I am trying to use the "generic-power.sym" in my schematic. I am
setting the net attribute to 5VA (for 5V analog). I was hoping this
would make all the nets with such a symbol. When I try to run gnetlist
with the spice-sdb backend I get this error printing out several times.
Got a
I am continuing to have problems with multi part symbols. Here
I have an op amp define as thus:
v 20100214 2
L 200 800 200 0 3 0 0 0 -1 -1
L 200 800 800 400 3 0 0 0 -1 -1
T 700 800 5 10 0 0 0 0 1
device=SUBCIRCUIT
T 600 1100 5 10 0 0 0 0 1
slot=1
T 600 1300 5 10 0 0 0
To: gEDA user mailing list
Sent: Sat, January 1, 2011 11:23:18 AM
Subject: Re: gEDA-user: TI-TINA Spice and gEDA
On Jan 1, 2011, at 11:53 AM, Oliver King-Smith wrote:
> I was having some problems with simulating a circuit with a
"floating"
> ground. It turn
a boo-boo.
Oliver
__
From: Stefan Salewski
To: gEDA user mailing list
Sent: Sat, January 1, 2011 5:53:23 AM
Subject: Re: gEDA-user: TI-TINA Spice and gEDA
On Fri, 2010-12-31 at 16:30 -0800, Oliver King-Smith wrote:
I have been having problems with LTSpice simulating some components
from TI. I was thinking of looking at TINA-TI spice program. Has
anyone tried going from gschem to TINA? Which back end are you using
for this?
Oliver
___
geda-user ma
My spice output is looking a little iffy on the symbols I have created
which are slotted. In particular I have a Power part and an op amp
part to one of my symbols. The Op amp can occur in 1 of 2 slots. Each
instance of the symbol appears to be creating a distinct line in the
spic
__
From: John Doty
To: gEDA user mailing list
Sent: Thu, December 30, 2010 9:08:48 AM
Subject: Re: gEDA-user: garfc spice files directory
On Dec 30, 2010, at 10:03 AM, Oliver King-Smith wrote:
> Is there a way of specifying where your local spice files are
Is there a way of specifying where your local spice files are in the
gafrc file, so gnetlist can pick them up, without giving the full path
for the spice file in your symbol definition?
Or do I do this somewhere else?
Oliver
___
geda-user
r 30, 2010 12:27:28 AM
Subject: Re: gEDA-user: Seeing pin numbers in PCB
On Wed, Dec 29, 2010 at 11:48:00PM -0800, Oliver King-Smith wrote:
>Being lazy I am importing footprints other folks kindly made for
pcb.
>Unfortunately, I am not very trusting, so I want t
Being lazy I am importing footprints other folks kindly made for pcb.
Unfortunately, I am not very trusting, so I want to check they are
correct.
I can measure the size of stuff using gerbv (there may be a better way
to do this in pcb), but I can't tell if the right pin numbers have
Brilliant! Just what I needed
Oliver
__
From: DJ Delorie
To: gEDA user mailing list
Cc: geda-user@moria.seul.org
Sent: Mon, December 27, 2010 11:30:41 AM
Subject: Re: gEDA-user: Seeing new symbols without
I am sorry if this is a retarded question, but is there a way for
gschem to see new created symbols (placed in a local symbol directory)
without restarting?
Oliver
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-b
The problem with this approach is exactly what started off my quest for
the Arc. Namely the autorouter is routing through the keepout space on
the fiducials.
Oliver
__
From: John Luciani
To: gEDA user mailing
So I tried adding an Arc statement to my footprint, but I am getting a
syntax error on import. Here is a snippet of the pcb file, that was
generated from my footprint with an Arc inside it.
Element["" "soic-08-d.fp" "U?" "unknown" 0 0 0 0 0 100 ""]
(
Pad [-12204 -15000 -12204
Is there a way to "protect" the fiducial? For example I could attempt
to ring it with copper.
Oliver
__
From: DJ Delorie
To: gEDA user mailing list
Sent: Sat, December 4, 2010 11:29:28 PM
Subject: Re: gEDA
I am trying to place down some fiducials with a 40mil round copper
center with 88mills of clearance (from the center of the fiducial) and
80 mils of solder mask. I am doing it by using the following command
inside my footprint file.
Pad [-13188 -15000 -13188 -15000 4000 4800 800
I am coming from the Eagle world, and I am trying the gEDA world for
the first time. In Eagle you don't need to think solder masks vs pad
sizes, or other such details. They were pretty much hardwired in the
program. Is there a good tutorial / reference documentation for
conservati
__
From: Peter Clifton
To: gEDA user mailing list
Sent: Sun, November 21, 2010 6:30:27 PM
Subject: Re: gEDA-user: Different slot types within on symbol
On Sun, 2010-11-21 at 16:52 -0800, Oliver King-Smith wrote:
> Is it possi
Is it possible to create a symbol with two types of slots. For
example, in a 4 OR gates logic chip, one slot type would be the OR
gate, while the other slot type would be the power connections. I see
people typical wire the pins that are not part of a slot to nets, but
that seems t
Maciej,
There is a small development script that allows you to drop into a
guile shell on the gEDA website. The shell auto completes so you can
see a list of all available commands. You can also try things live.
I found this very helpful when I was starting out with gnetlist. Here
, 2010, at 12:44 PM, Oliver King-Smith wrote:
> I have defined a symbol in gschem called small_amplifier.sym which
has
> the following properties:
> source=small_amplifier.sch
> device=MAGIC_PART
> magic_cell_name=amp.mag
> Now when I run gnetlist I want
m2/XMamp8" "Xamp_ham2/XMamp7"
"Xamp_ham2/XMamp9" "Xamp_ham2/XMamp6" "Xamp_ham2/XMamp5"
"Xamp_ham2/XMamp14" "Xamp_ham2/XMamp12" "Xamp_ham2/XMamp4"
"Xamp_ham2/XMamp2" "Xamp_ham2/XMamp11" "Xamp_ham2/XMamp13"
"Xamp_ham2/XMamp1" "Xamp_ham2/XMamp3"
I have defined a symbol in gschem called small_amplifier.sym which has
the following properties:
source=small_amplifier.sch
device=MAGIC_PART
magic_cell_name=amp.mag
Now when I run gnetlist I want to do a few things. When I am building
my output file and I come across this sym
I think this is a different unrelated file format.
__
From: Thomas D. Dean
To: gEDA user mailing list
Sent: Thu, September 16, 2010 7:49:25 AM
Subject: Re: gEDA-user: CDL Format
On Thu, 2010-09-16 at 08:22 -06
Format
On Sep 15, 2010, at 4:51 PM, Oliver King-Smith wrote:
> Can gschem convert schematics to "cdl" format? I am not sure which
> format that is, but a vendor is asking for it.
CDL appears to be a SPICE-like netlist format, so with a little Guile
programming you s
Can gschem convert schematics to "cdl" format? I am not sure which
format that is, but a vendor is asking for it.
Oliver
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.org/cgi-bin/mailman/listinfo/geda-user
So I want to auto route a design for my ASIC, and magic is being a
little flakey (It seems it connects some nets together that don't
belong and fail to connect nets that do belong). I was wondering if
anyone has any references on how auto routers get written.
I know some stuff about
, at 2:49 PM, Oliver King-Smith wrote:
> John,
> Ah much improved. I tried using system* but now I don't seem to be
> getting my command line arguments. For example both
> (system* "/sw/share/gEDA/scheme/subfunction&qu
)) (cond (# #) (# #) (else #)))
...
654: 9 [system* "/sw/share/gEDA/scheme/subfunction --m=1 --w=30 --l=5
--type=pmos"]
Any suggestions?
Oliver
__
From: John Doty
To: gEDA user mailing list
I am extending gnetlist and I dislike scheme. To work around this I
wrote a little program in C++ to do the heavy lifting and I am trying
to call it from my scheme extension to gnetlist.
I wrote the following function in scheme:
(define magic:write_nmos_fet
(lambda (w l m)
The free FPGA compilers won't help much for an ASIC because they use
the internal structure of the FPGA when compiling VHDL or Verilog.
This doesn't exist on the ASIC.
Oliver
__
From: Peter Clifton
To: gEDA use
Al,
I am under the probably incorrect impression that LtSpice is actually a
better than ngspice and gnucap. What do you think the benefits are
gnucap vs Ltspice?
Oliver
___
geda-user mailing list
geda-user@moria.seul.org
http://www.seul.
I am using ltspice as well
__
From: kai-martin knaak
To: geda-u...@seul.org
Sent: Tue, August 17, 2010 4:48:59 PM
Subject: Re: gEDA-user: Multiple pages
Oliver King-Smith wrote:
> I have schematic on
I may be opening up a can of worms here, but I think it makes sense to
have standard symbols for power rails in the sub schematics.
Admittedly this is not hard to create within gschem.
I know there has been some discussion about not having the power pins
on the schematic for symbols
I am not sure what is the best way to handle multi-page schematics with
gschem.
I have schematic on one page where I have connected the power to VCC
and GND symbols. I have connected the non power inputs and outputs to
Input/Output Generic symbols.
So imagine I want to just hook
liver
__
From: John Griessen
To: gEDA user mailing list
Sent: Sat, August 14, 2010 10:15:38 AM
Subject: Re: gEDA-user: edge4way rules in magic
Oliver King-Smith wrote:
>I am trying to get some rules programmed into my magic tech file.
In
>
I am trying to get some rules programmed into my magic tech file. In
particular I want to require metal to encompass the vias by 2um if the
metal is "wide metal > (10um x 10um)". Otherwise I only need to
encompass the vias by 0.8um. Does anyone know how to specify this in
the drc
King-Smith wrote:
>OK
>So I am trying to generate a netlist for magic (I know this is not
>quite gEDA), but I can't find any documentation on magic's netlist
>format. Does anyone know what the format is.
>It looks like it a net follows this
un, August 1, 2010 7:20:28 PM
Subject: Re: gEDA-user: gcshem to magic
On Aug 1, 2010, at 12:19 PM, Oliver King-Smith wrote:
> I have some analog circuits in gschem that I want to layout in the
> magic vlsi tool. Is there a good way to go from gschem to magic?
> For examp
I have some analog circuits in gschem that I want to layout in the
magic vlsi tool. Is there a good way to go from gschem to magic?
For example it would be nice to generate transistors automatically
(give w, l, and m) and then add port names for S,D,G,B. Likewise it
would be nice t
81 matches
Mail list logo
