---
发件人:Jim Wilson
发送时间:2020年10月29日(星期四) 07:59
收件人:gcc-patches
抄 送:cooper.joshua ; Jim Wilson
主 题:[PATCH] Asan changes for RISC-V.
We have only riscv64 asan support, there is no riscv32 support as yet. So I
need to be able to conditionally ena
-
> 发件人:Jim Wilson
> 发送时间:2020年10月29日(星期四) 07:59
> 收件人:gcc-patches
> 抄 送:cooper.joshua ; Jim Wilson
>
> 主 题:[PATCH] Asan changes for RISC-V.
>
> We have only riscv64 asan support, there is no riscv32 support as y
m missing
> something or it's tricky (and we don't have much free VA space, so not
> sure if it'd even run anything useful).
>
> > --------------
> > 发件人:Jim Wilson
> > 发送时间:2020年10月29日(星期四) 07:59
> > 收件人:gcc-patches
> > 抄 送:cooper.joshua ; Jim
发件人:Jim Wilson
发送时间:2020年10月29日(星期四) 07:59
收件人:gcc-patches
抄 送:cooper.joshua ; Jim Wilson
主 题:[PATCH] Asan changes for RISC-V.
We have only riscv64 asan support, there is no riscv32 support as yet. So I
need to be able to conditionally enable asan support for
lti-lib build, so we disable that temporally until rv32 supported# in
Makefile.in?
--
发件人:Jim Wilson
发送时间:2020年10月29日(星期四) 07:59
收件人:gcc-patches
抄 送:cooper.joshua ; Jim Wilson
主 题:[PATCH] Asan changes for RISC-V.
We have only
lti-lib build, so we disable that temporally until rv32 supported# in
Makefile.in?
--
发件人:Jim Wilson
发送时间:2020年10月29日(星期四) 07:59
收件人:gcc-patches
抄 送:cooper.joshua ; Jim Wilson
主 题:[PATCH] Asan changes for RISC-V.
We have only
lti-lib build, so we disable that temporally until rv32 supported# in
Makefile.in?
--
发件人:Jim Wilson
发送时间:2020年10月29日(星期四) 07:59
收件人:gcc-patches
抄 送:cooper.joshua ; Jim Wilson
主 题:[PATCH] Asan changes for RISC-V.
We have only
On Fri, Nov 13, 2020 at 11:12 AM Jeff Law wrote:
>
> On 10/28/20 5:58 PM, Jim Wilson wrote:
> > We have only riscv64 asan support, there is no riscv32 support as yet.
> So I
> > need to be able to conditionally enable asan support for the riscv
> target. I
> > implemented this by returning zero
On 10/28/20 5:58 PM, Jim Wilson wrote:
> We have only riscv64 asan support, there is no riscv32 support as yet. So I
> need to be able to conditionally enable asan support for the riscv target. I
> implemented this by returning zero from the asan_shadow_offset function. This
> requires a chang
We have only riscv64 asan support, there is no riscv32 support as yet. So I
need to be able to conditionally enable asan support for the riscv target. I
implemented this by returning zero from the asan_shadow_offset function. This
requires a change to toplev.c and docs in target.def.
The asan s
10 matches
Mail list logo