This patch adds the __insn_shufflebytes1, which takes only one argument.
result = __insn_shufflebytes1(input, select);
is equivalent to:
result = __insn_shufflebytes(result, input, select);
It has the advantage that the compiler will not waste a cycle
initializing result unnecessarily. It
This patch adds patterns for floatsisf2, floatunssisf2, floatsidf2,
and floatunssidf2.
* config/tilegx/tilegx.md (floatsisf2): New pattern.
(floatunssisf2): New pattern.
(floatsidf2): New pattern.
(floatunssidf2): New pattern.
Index: gcc/config/tilegx/tilegx.md
==
This patch inlines some tests while searching for the best way to
synthesize a constant, to avoid the need to generate an rtx. This
became expensive for code that generates a lot of constants.
Backported to 4.7 and 4.8.
* config/tilegx/tilegx.c (expand_set_cint64_one_inst): Inline
This patch switches eh data to always use pc relative/indirect
encoding, to avoid relocations of unaligned words. Backported to 4.7
and 4.8.
* config/tilegx/tilegx.c (tilegx_asm_preferred_eh_data_format):
Use indirect/pcrel encoding.
* config/tilepro/tilepro.c (tilepro_as
On 03/25/2013 06:41 PM, H.J. Lu wrote:
This breaks the bootstrap on Linux/x86:
http://gcc.gnu.org/ml/gcc-regression/2013-03/msg00148.html
../../../../../src-trunk/libstdc++-v3/src/c++98/mt_allocator.cc: In
member function 'std::size_t
__gnu_cxx::__pool::_M_get_thread_id()':
../../../../../src-
OK.
Jason
OK.
Jason
On 03/25/2013 06:41 PM, H.J. Lu wrote:
This breaks the bootstrap on Linux/x86:
http://gcc.gnu.org/ml/gcc-regression/2013-03/msg00148.html
../../../../../src-trunk/libstdc++-v3/src/c++98/mt_allocator.cc: In
member function 'std::size_t
__gnu_cxx::__pool::_M_get_thread_id()':
../../../../../src-
Oleg Endo wrote:
> This one mentions the fixed SH -mdiv option in the changes for 4.8 and
> 4.7. OK?
Looks OK to me.
Regards,
kaz
On Mon, Mar 25, 2013 at 12:08 PM, Jeff Law wrote:
> On 03/21/2013 03:44 AM, Richard Biener wrote:
>>>
>>> + /* If LHS is an SSA_NAME and RHS is a constant and LHS was set
>>> +via a widening type conversion, then we may be able to
>>> record
>>> +additional equivale
On Mon, Mar 25, 2013 at 11:34 AM, Roland McGrath wrote:
> gcc/
> 2013-03-25 Roland McGrath
>
> * config/arm/arm.c (arm_print_operand: case 'w'): Use fputs rather
> than fprintf with a non-constant, non-format string.
This is OK.
Thanks.
Ian
On Mon, Mar 25, 2013 at 02:24:21PM -0700, Sriraman Tallam wrote:
> Does this also mean that Paul's idea of doing:
>
> LD_CPU_FEATURES=sse,sse2 ./a.out # run as if only sse and sse2 are available
>
> is fraught with risk when used with IFUNC, particularly on x86_64?
>
> Shouldn't the IFUNC resol
Hi again,
this one adds a typedef_p to grokdeclarator and uses it everywhere.
Paolo.
//
2013-03-25 Paolo Carlini
* decl.c (grokdeclarator): Declare typedef_p and use it everywhere.
Index: decl.c
Hi,
I split out two - rather straightforward IMHO - changes from the largish
patch I posted a few days ago: this one improves the accuracy of some
error messages produced by grokfndecl.
Tested x86_64-linux.
Thanks,
Paolo.
//
/cp
2013-03-25 Paolo Carlini
* d
On Tue, 26 Mar 2013, Oleg Endo wrote:
> This one mentions the fixed SH -mdiv option in the changes for 4.8 and
> 4.7. OK?
Looks good to me (though I cannot assert the technical correctness).
Gerald
Hello,
This one mentions the fixed SH -mdiv option in the changes for 4.8 and
4.7. OK?
Cheers,
Oleg
? www_sh_mdiv.patch
Index: htdocs/gcc-4.7/changes.html
===
RCS file: /cvs/gcc/wwwdocs/htdocs/gcc-4.7/changes.html,v
retrieving revis
Steve Ellcey writes:
> * config/mips/mmips-cpus.def (74kc, 74kf2_1, 74kf, 74kf, 74kf1_1,
> 74kfx, 74kx, 74kf3_2): Add PTF_AVOID_IMADD.
> * config/mips/mips.c (mips_option_override): Set IMADD default.
> * config/mips/mips.h (PTF_AVOID_IMADD): New.
> (ISA_HAS_MADD_MSUB
On Wed, 2013-03-13 at 12:05 +0900, Kaz Kojima wrote:
> Oleg Endo wrote:
> > The attached patch should make the -mdiv= option work as it is described
> > in the documentation (which I updated recently as part of PR 56529).
> >
> > Tested with 'make all' and
> >
> > make -k check-gcc RUNTESTFLAGS=
On Mon, 2013-03-25 at 21:50 +, Richard Sandiford wrote:
> That's trivial enough not to need a retest, but please post the
> invoke.texi patch.
>
> Thanks,
> Richard
Ah, yes I always forget the documentation. Here is the complete patch.
It has the invoke.texi change at the bottom and I fixed
Hi,
I've backported this one
http://gcc.gnu.org/ml/gcc-patches/2012-03/msg01970.html
to the 4.7 branch.
Cheers,
Oleg
gcc/ChangeLog:
Backport from mainline:
2012-04-03 Kaz Kojima
* config/sh/t-sh (MULTILIB_MATCHES): Match m2a-single-only
to m2a-single instead
My maybe_resolve_dummy patch failed to consider that 'this' might not be
relevant to the type of the dummy object.
Tested x86_64-pc-linux-gnu, applying to trunk and 4.8.
commit 5ac81af97e551d65ad46443973d337d388f35297
Author: Jason Merrill
Date: Mon Mar 25 17:14:04 2013 -0400
PR c++/566
Steve Ellcey writes:
> On Mon, 2013-03-25 at 16:45 +, Richard Sandiford wrote:
>
>> -mllsc is a little different in that it can be used even when the
>> ISA doesn't support it (thanks to kernel emulation). -mimadd isn't
>> like that though: we only want to use MADD/MSUB if the ISA has it.
>>
The specification doesn't seem very clear on to what extent the __sec_*
operations must act like functions (what happens if someone puts parentheses
around the __sec_* name, for example - that wouldn't work with the keyword
approach). So the specification should be clarified there, but I think sa
Hi,
On Mon, Mar 18, 2013 at 10:44 PM, Alan Modra wrote:
> On Mon, Mar 18, 2013 at 06:18:58PM +0100, Richard Biener wrote:
>> I was asking for the ifunc selector to be
>> Overridable by ld_preload or a similar mechanism at dynamic load time.
>
> Please don't. Calling an ifunc resolver function in
On 03/16/2013 09:36 PM, Jason Merrill wrote:
This function ought to handle null T.
I didn't think any of my other patches required this, but apparently I
was wrong; this fixes 56692, so I'm applying it to 4.8 as well.
On Mon, 2013-03-25 at 16:45 +, Richard Sandiford wrote:
> -mllsc is a little different in that it can be used even when the
> ISA doesn't support it (thanks to kernel emulation). -mimadd isn't
> like that though: we only want to use MADD/MSUB if the ISA has it.
> So I think it makes sense to
We were getting confused trying to capture this for this->foo_ in the
decltype. But we shouldn't capture anything just because it's mentioned
in decltype.
Tested x86_64-pc-linux-gnu, applying to trunk and 4.8.
commit 580a948e95a571add5ea02b18f996cac227dfa77
Author: Jason Merrill
Date: Sun M
OK.
Jason
On 03/21/2013 03:44 AM, Richard Biener wrote:
+ /* If LHS is an SSA_NAME and RHS is a constant and LHS was set
+via a widening type conversion, then we may be able to record
+additional equivalences. */
+ if (lhs
+ && TREE_CODE (lhs) == SSA_NAM
Hi,
avoid a Seg fault on invalid by preliminarily checking
DECL_LANG_SPECIFIC. The resulting error message is very similar to clang's.
Tested x86_64-linux. Ok mainline and branch?
Thanks,
Paolo.
/cp
2013-03-25 Paolo Carlini
PR c++/56722
* decl.c (
This fixes a gratuitous warning.
Thanks,
Roland
gcc/
2013-03-25 Roland McGrath
* config/arm/arm.c (arm_print_operand: case 'w'): Use fputs rather
than fprintf with a non-constant, non-format string.
--- a/gcc/config/arm/arm.c
+++ b/gcc/config/arm/arm.c
@@ -17997,7 +17997,7
On Mar 25, 2013, at 4:27 AM, Eric Botcazou wrote:
> gcc.c-torture/execute/20011008-3.c has these lines:
>
> #ifndef STACK_SIZE
> #define VLEN1235
> #else
> #define VLEN (STACK_SIZE/10)
> #endif
>
> which means that VLEN is _not_ capped if STACK_SIZE is defined, which goes
> against th
On Mon, Mar 25, 2013 at 11:02 AM, Fabrizio Gennari
wrote:
> Il 25/03/2013 00:00, Ian Lance Taylor ha scritto:
>
>> On Sun, Mar 24, 2013 at 10:51 AM, Fabrizio Gennari
>> wrote:
>>>
>>> Il 24/03/2013 18:48, Fabrizio Gennari ha scritto:
>>>
Il 23/03/2013 18:07, DJ Delorie ha scritto:
>
Hello!
2013-03-25 Uros Bizjak
* config/i386/i386.md (*zero_extendsidi2): Merge with
*zero_extendsidi2_rex64. Use x64 and nox64 isa attributes.
* config/i386/predicates.md (x86_64_zext_operand): Rename from
x86_64_zext_general_operand. Use nonimmediate_operand
> "Lawrence" == Lawrence Crowl writes:
Lawrence> My model is that I should be able to cut and paste an expression
Lawrence> from the source to the debugger and have it work. I concede that
Lawrence> C++ function overload resolution is a hard problem. However, gdb
Lawrence> has a slightly ea
On 23/03/13 11:20, Eric Botcazou wrote:
We ran into an ICE at -Os on the 4.7 branch for ARM (BE/VFPv3/ARM):
FAIL: gcc.c-torture/compile/920928-2.c -Os (internal compiler error)
It's an assertion deep in the ARM back-end:
/* If an insn doesn't have a range defined for it, then it isn't
> I am trying to figure out a way not to lose the opportunity when shift
> truncation is not combined in a bit test pattern. Can we keep the
> explicit truncation in RTL, but generate truncation code in assembly?
> Then only shift truncation which not combined in a bit test
> pattershift truncation
On Mon, Mar 25, 2013 at 2:35 AM, Richard Biener
wrote:
> On Sun, Mar 24, 2013 at 5:18 AM, Wei Mi wrote:
>> This is the patch to add the shift truncation in
>> simplify_binary_operation_1. I add a new hook
>> TARGET_SHIFT_COUNT_TRUNCATED which uses enum rtx_code to decide
>> whether we can do shif
On 3/25/13, Tom Tromey wrote:
>> "Lawrence" == Lawrence Crowl writes:
> Lawrence> This patch is somewhat different from the original plan at
> Lawrence> gcc.gnu.org/wiki/cxx-conversion/debugging-dumps. The reason
> Lawrence> is that gdb has an incomplete implementation of C++ call syntax;
>
On 3/25/13, Richard Biener wrote:
> You add a not used new interface. What for?
So that people can use it.
> For use from gdb only?
No, for use from both gdb and internally. It is often that folks add
dumps in various places while developing/debugging. These functions
support that effort wit
Hello world,
this patch uses memcpy() directly when comparing two kind=1 strings of
equal and constant lengths. The test case modification depends
on the previous patch at
http://gcc.gnu.org/ml/gcc-patches/2013-03/msg00996.html
for setting the string lengths for substrings.
Regression-tested.
Steve Ellcey writes:
> On Sat, 2013-03-23 at 14:50 +, Richard Sandiford wrote:
>> This is similar in spirit to -mbranch-likely. It'd be good for consistency
>> if they were defined in a similar style. I think that means removing
>> !TARGET_MIPS16 from ISA_HAS_MADD_MSUB and instead having:
>>
On 03/22/13 17:03, Iyer, Balaji V wrote:
I have not fixed all the issues below (the big one that is left is the bultin function
representation that Joseph Pointed out). I have fixed most of the other issues. All the
things I have fixed are marked by "FIXED!"
Don't worry, I can work on the bu
On Sat, 2013-03-23 at 14:50 +, Richard Sandiford wrote:
> This is similar in spirit to -mbranch-likely. It'd be good for consistency
> if they were defined in a similar style. I think that means removing
> !TARGET_MIPS16 from ISA_HAS_MADD_MSUB and instead having:
>
> #define GENERATE_MADD_M
*ping*
Slightly updated patch below, with a better test case as suggested
by Dominique.
OK for trunk?
2013-03-16 Thomas Koenig
PR fortran/45159
* gfortran.h (gfc_dep_difference): Add prototype.
* dependency.c (discard_nops): New function.
(gfc_dep_differenc
On 03/25/2013 04:26 AM, Eric Botcazou wrote:
> process_options has had these lines for a couple of releases:
>
> /* ??? Unwind info is not correct around the CFG unless either a frame
> pointer is present or A_O_A is set. Fixing this requires rewriting
> unwind info generation to be a
> -Original Message-
> From: Ramana Radhakrishnan
> Sent: 18 February 2013 11:51
> To: Kyrylo Tkachov
> Cc: gcc-patches@gcc.gnu.org; Richard Earnshaw
> Subject: Re: [PATCH][ARM] use vsel instruction for floating point
> conditional moves in ARMv8
>
> On 01/30/13 09:24, Kyrylo Tkachov wrote
Le 25/03/2013 11:11, Tobias Burnus a écrit :
>
> Is the updated patch now okay for the trunk? (It was build and regtested
> on x86-64-gnu-linux.)
>
OK. Many thanks.
Mikael
This fixes PR56694 - the code keeping BLOCKs live is not looking
at the EH tree for references. In the must-not-throw failure_loc
such references can now appear.
Fixed by reverting that to 4.7 behavior.
Bootstrapped and tested on x86_64-unknown-linux-gnu, applied to trunk
and 4.8 branch.
Richa
> "Lawrence" == Lawrence Crowl writes:
Lawrence> This patch is somewhat different from the original plan at
Lawrence> gcc.gnu.org/wiki/cxx-conversion/debugging-dumps. The reason
Lawrence> is that gdb has an incomplete implementation of C++ call syntax;
Lawrence> requiring explicit specificat
Quoting Bin Cheng :
During the work I observed passes before combine might interfere with CE
pass, so this patch is enabled for ce2/ce3 after combination pass.
It is tested on x86/thumb2 for both normal and Os. Is it ok for trunk?
There are bound to be target and application specific variatio
Hi,
gcc.c-torture/execute/20011008-3.c has these lines:
#ifndef STACK_SIZE
#define VLEN1235
#else
#define VLEN (STACK_SIZE/10)
#endif
which means that VLEN is _not_ capped if STACK_SIZE is defined, which goes
against the very purpose of STACK_SIZE in the testing framework.
Fixed thusly, te
Hi,
process_options has had these lines for a couple of releases:
/* ??? Unwind info is not correct around the CFG unless either a frame
pointer is present or A_O_A is set. Fixing this requires rewriting
unwind info generation to be aware of the CFG and propagating states
around
Hi,
for a private port with conditional returns and delay slots, only the simple
algorithm (fill_simple_delay_slots) is able to fill the slots. It's because
get_branch_condition just punts on conditional returns.
Fixed thusly. While I investigated this, I realized that the block of code in
f
Hi,
another bug discovered for a cc0 target with conditional returns: the special
code in reload_combine dealing with returns hasn't been updated for simple
returns.
Fixed thusly, tested on x86_64-suse-linux, applied on the mainline.
2013-03-25 Eric Botcazou
* postreload.c (reload
Hi,
for a private port which both is a cc0 target and has conditional returns,
emit_use_return_register_into_block will try to emit the use return register
sequence between a cc0 setter and a cc0 user.
Fixed thusly, tested on x86_64-suse-linux, applied on the mainline.
2013-03-25 Eric Botcaz
On 03/18/13 12:09, Kyrylo Tkachov wrote:
Hi all,
Given code:
#define MAX(a, b) (a > b ? a : b)
void foo (int ilast, float* w, float* w2)
{
int i;
for (i = 0; i < ilast; ++i)
{
w[i] = MAX (0.0f, w2[i]);
}
}
compiled with
-O1 -funsafe-math-optimizations -ftree-vectorize -mfpu=ne
On 03/18/13 19:20, Meador Inge wrote:
Ping.
On 03/05/2013 12:15 PM, Meador Inge wrote:
Hi All,
This patch fixes a minor annoyance that causes backtraces to disappear
inside of aeabi_ldivmod and aeabi_uldivmod due to the lack of appropriate
DWARF information. I fixed the problem by adding the
This fixes VRP to properly fixup loops when it removes edges from
the CFG.
Bootstrap and regtest running on x86_64-unknown-linux-gnu.
Richard.
2013-03-25 Richard Biener
PR tree-optimization/56689
* tree-vrp.c (execute_vrp): Mark loops for fixup if we removed
any edge
This is the rest of my queued LIM TLC (apart from limiting
it's dependence checks).
Bootstrapped on x86_64-unknown-linux-gnu, testing in progress.
Richard.
2013-03-25 Richard Biener
* tree-ssa-loop-im.c (struct mem_ref): Use bitmap_head instead
of bitmap.
(memory_ref
On 25/03/13 09:32, Sofiane Naci wrote:
Hi,
Loads and stores with PC-relative addresses are not supported for SHORT
modes. This patch fixes a silent bug and implements this restriction for the
generic "m" constraint.
Tested successfully on aarch64-none-elf.
OK for trunk?
Thanks
Sofiane
-
Bootstrapped and tested on x86_64-unknown-linux-gnu, applied.
Richard.
2013-03-25 Richard Biener
* tree-ssa-loop-im.c (struct depend): Remove.
(struct lim_aux_data): Make depends a vec of gimples.
(free_lim_aux_data): Adjust.
(add_dependency): Likewise.
On Sun, Mar 24, 2013 at 5:18 AM, Wei Mi wrote:
> This is the patch to add the shift truncation in
> simplify_binary_operation_1. I add a new hook
> TARGET_SHIFT_COUNT_TRUNCATED which uses enum rtx_code to decide
> whether we can do shift truncation. I didn't use
> TARGET_SHIFT_TRUNCATION_MASK in s
Hi,
Loads and stores with PC-relative addresses are not supported for SHORT
modes. This patch fixes a silent bug and implements this restriction for the
generic "m" constraint.
Tested successfully on aarch64-none-elf.
OK for trunk?
Thanks
Sofiane
-
2013-03-25 Sofiane Naci
* co
On Sun, Mar 24, 2013 at 7:49 AM, Alexander Ivchenko wrote:
> Hi,
>
> Finally got my hands on that: the attached patch adds the
> "target nonpic" for those tests that require the avaiability of
> functions defined in them.
>
> OK for trunk?
For testsuite/gcc.target/i386/mmx-1.c you still don't use
On Thu, Mar 21, 2013 at 12:22 AM, Maxim Kuvyrkov wrote:
> On 20/03/2013, at 1:35 AM, rbmj wrote:
>
>> On 19-Mar-13 03:04, Maxim Kuvyrkov wrote:
>>>
>>> Will commit to trunk once the server is up.
>
> The patch is now committed.
>
>>>
>>> Regarding 4.8, we should've really tried to work it out earl
On Wed, 20 Mar 2013, Rainer Orth wrote:
> Tobias Burnus writes:
>
> > Rainer Orth wrote:
> >> As discussed in PR fortran/54932, the gfortran.dg/do_1.f90 execution
> >> tests recently stated to XPASS at all optimization levels, adding lots
> >> of testsuite noise. The following patch removes the
John Franklin wrote:
"cpmpilation"
probably meant "compilation"
Thanks for the report. I have fixed it with the attached patch.
Tobias
Index: gcc-4.8/changes.html
===
RCS file: /cvs/gcc/wwwdocs/htdocs/gcc-4.8/changes.html,v
retri
Hello,
since GCC 4.8.0 is now released it would be very kind if someone can decide if
this fix for PR55033 can be integrated in the 4.8 branch and/or trunk.
For 32-bit Book E PowerPC targets this bug is a show stopper from my point of
view. Even though this is only tertiary GCC platform with
Wrong list.
-Original Message-
From: Bin Cheng [mailto:bin.ch...@arm.com]
Sent: Monday, March 25, 2013 3:01 PM
To: g...@gcc.gnu.org
Subject: [PATCH GCC]Relax the probability condition in CE pass when
optimizing for code size
Hi,
The CE pass has been adapted to work with the probability o
Sorry for the wrong list.
-Original Message-
From: Bin Cheng [mailto:bin.ch...@arm.com]
Sent: Monday, March 25, 2013 3:00 PM
To: g...@gcc.gnu.org
Subject: [PATCH GCC/pr56124] Don't prefer memory if the source of load
operation has side effect
Hi,
As reported in PR56124, IRA causes redund
71 matches
Mail list logo