[Bug libstdc++/61536] [4.10 regression] g++ and libstdc++ regressions on arm-none-linux-gnueabihf with missing typeinfo

2014-06-18 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=61536 Ramana Radhakrishnan changed: What|Removed |Added Status|NEW |RESOLVED Resolution|---

[Bug fortran/60718] [4.8 / 4.9 / 4.10 regression] Test case gfortran.dg/select_type_4.f90 fails on ARM

2014-06-19 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |NEW Known to work||4.7.2 Keywords||wrong-code Last reconfirmed||2014-06-19 CC||ramana at gcc dot gnu.org

[Bug target/39429] compiler create bad asm codes.

2015-03-12 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |4.5.0 --- Comment #10 from Ramana Radhakrishnan --- Fixed in 4.5.0 but not earlier.

[Bug target/37954] odd sized packed structures passed by value, under ARM, cause lockup of application

2015-03-12 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |4.4.0 --- Comment #15 from Ramana Radhakrishnan --- Fixed. ... Wont fix on the 4.3 branch which is now long dead.

[Bug lto/65376] LTO prevents use of fmadd

2015-03-12 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65376 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug lto/65376] LTO prevents use of fmadd

2015-03-12 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65376 Ramana Radhakrishnan changed: What|Removed |Added Status|NEW |RESOLVED Resolution|---

[Bug target/63679] [5 / 6 Regression][AArch64] Failure to constant fold.

2015-03-12 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=63679 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug rtl-optimization/64916] ira.c update_equiv_regs patch causes gcc/testsuite/gcc.target/arm/pr43920-2.c regression

2015-03-12 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=64916 Ramana Radhakrishnan changed: What|Removed |Added Target Milestone|5.0 |--- --- Comment #4 from Ramana Ra

[Bug target/64172] [4.9 Regression] Wrong code with GCC vector extensions on ARM when compiled without NEON

2015-03-12 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=64172 --- Comment #16 from Ramana Radhakrishnan --- Vlad, are you planning a 4.9 backport ? Ramana

[Bug jit/64810] jit not working on armv7hl ("ld: error: /tmp/libgccjit-ZGemdr/fake.so uses VFP register arguments, /tmp/ccJFCBsE.o does not")

2015-03-13 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=64810 --- Comment #25 from Ramana Radhakrishnan --- Fixed presumably ?

[Bug libgcc/57221] [4.8/4.9/5 regression] libgcc symbol visibility changes break Android blobs

2015-03-13 Thread ramana at gcc dot gnu.org
||2015-03-13 CC||mkuvyrkov at gcc dot gnu.org, ||ramana at gcc dot gnu.org Ever confirmed|0 |1 Known to fail||4.8.0, 4.8.1

[Bug target/61578] [4.9/5 regression] Code size increase for ARM thumb compared to 4.8.x when compiling with -Os

2015-03-13 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=61578 --- Comment #15 from Ramana Radhakrishnan --- I'm going to remove the regression marker on this as this is now just purely further code size improvements. Please submit patches on gcc-patc...@gcc.gnu.org for further discussion. Patches attached t

[Bug target/65414] [5 Regression] ICE while building libgcc after stage 2, bootstrap failure on aarch64-linux-gnu

2015-03-13 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65414 Ramana Radhakrishnan changed: What|Removed |Added Status|UNCONFIRMED |NEW Last reconfirmed|

[Bug sanitizer/64820] Libsanitizer fails with ((AddrIsAlignedByGranularity(addr + size))) != (0)" (0x0, 0x0) if ssp is enabled.

2015-03-17 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=64820 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/64802] [ARM] Selecting an -mcpu or -march that supports only one of ARM/Thumb should default to the ISA that *is* supported

2015-03-17 Thread ramana at gcc dot gnu.org
||2015-03-17 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #1 from Ramana Radhakrishnan --- Confirmed.

[Bug target/65459] SLOW_UNALIGNED_ACCESS unconditionally set to 1 for ARM targets

2015-03-20 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65459 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/61551] [NEON] alter costs to allow use of post-indexed addressing modes for VLD{2..4}/VST{2..4}

2015-04-22 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=61551 Ramana Radhakrishnan changed: What|Removed |Added Target Milestone|5.2 |6.0 --- Comment #2 from Ramana Ra

[Bug target/65837] [arm-linux-gnueabihf] lto1 target specific builtin not available

2015-04-22 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug lto/65778] v8 build fails with assembly error with LTO enabled on arm-linux-gnueabihf

2015-04-22 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |INVALID --- Comment #3 from Ramana Radhakrishnan --- (In reply to Andrew Pinski from comment #1) > Can't you not use just a move instead of a ldr here? basically it is the > assembler wh

[Bug rtl-optimization/65067] regression on accessing volatile bit field

2015-04-22 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |5.0 --- Comment #12 from Ramana Radhakrishnan --- fixed ?

[Bug testsuite/65767] Test pr65276 failed on arm-none-eabi

2015-04-22 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |5.0 --- Comment #5 from Ramana Radhakrishnan --- (In reply to amker from comment #4) > Author: amker > Date: Wed Apr 22 09:37:52 2015

[Bug target/65711] arm*-linux* "link" spec passes '-dynamic-linker' even for '-shared'

2015-04-22 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65711 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/65326] LRA missing a Thumb optimization.

2015-04-22 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |NEW Last reconfirmed||2015-04-22 CC||ramana at gcc dot gnu.org, ||yvan.roux at linaro dot org Known to work

[Bug rtl-optimization/65304] [4.9] [ARM] incorrect "asm operand has impossible constraints" error

2015-04-22 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |NEW Last reconfirmed||2015-04-22 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1

[Bug libstdc++/60758] Infinite backtrace in __cxa_end_cleanup

2015-04-22 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=60758 Ramana Radhakrishnan changed: What|Removed |Added Status|UNCONFIRMED |RESOLVED Resolution|---

[Bug target/65837] [arm-linux-gnueabihf] lto1 target specific builtin not available

2015-04-22 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 --- Comment #4 from Ramana Radhakrishnan --- (In reply to prathamesh3492 from comment #3) > Hi, > I tried to reproduce the error with a reduced test-case: > > #include "arm_neon.h" > > float32x2_t a, b, c, e; > > int main() > { > e = __built

[Bug target/65837] [arm-linux-gnueabihf] lto1 target specific builtin not available

2015-04-23 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 --- Comment #12 from Ramana Radhakrishnan --- (In reply to rguent...@suse.de from comment #11) > On Thu, 23 Apr 2015, prathamesh3492 at gcc dot gnu.org wrote: > > > https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 > > > > --- Comment #10 from

[Bug target/65837] [arm-linux-gnueabihf] lto1 target specific builtin not available

2015-04-23 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 Ramana Radhakrishnan changed: What|Removed |Added Status|REOPENED|ASSIGNED Assignee|unass

[Bug target/26702] .size is not emitted for BSS variables

2015-04-23 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=26702 --- Comment #11 from Ramana Radhakrishnan --- Author: ramana Date: Thu Apr 23 14:49:45 2015 New Revision: 222371 URL: https://gcc.gnu.org/viewcvs?rev=222371&root=gcc&view=rev Log: Fix PR target/26702 For Kwok Cheung Yeung. Added: trunk/gc

[Bug target/26702] .size is not emitted for BSS variables

2015-04-23 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |6.0 --- Comment #12 from Ramana Radhakrishnan --- Fixed -

[Bug tree-optimization/65447] AArch64: iv-opt causes bad addressing

2015-04-27 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |ASSIGNED Last reconfirmed||2015-04-27 CC||ramana at gcc dot gnu.org Target Milestone|--- |6.0 Ever confirmed|0 |1 --- Comment #1

[Bug libgomp/65362] OpenACC compilation on Tegra K1 (ARM)

2015-04-27 Thread ramana at gcc dot gnu.org
||2015-04-27 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 Severity|normal |enhancement --- Comment #1 from Ramana Radhakrishnan --- The feature just isn't

[Bug target/65837] [arm-linux-gnueabihf] lto1 target specific builtin not available

2015-04-29 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 --- Comment #22 from Ramana Radhakrishnan --- (In reply to prathamesh3492 from comment #18) > Created attachment 35420 [details] > patch to override default options by options in object file > > Hi, > > The following untested patch gives prefer

[Bug target/65837] [arm-linux-gnueabihf] lto1 target specific builtin not available

2015-04-29 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 --- Comment #23 from Ramana Radhakrishnan --- (In reply to rguent...@suse.de from comment #20) > On Tue, 28 Apr 2015, prathamesh3492 at gcc dot gnu.org wrote: > > > https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 > > > > --- Comment #17 from

[Bug target/59884] Unexpected warning pragma GCC target

2015-04-30 Thread ramana at gcc dot gnu.org
|UNCONFIRMED |NEW Last reconfirmed||2015-04-30 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #3 from Ramana Radhakrishnan --- https://gcc.gnu.org/ml/gcc-patches/2015-04

[Bug rtl-optimization/63277] ARM - NEON excessive use of vmov for vtbl2 / uint8x8x2 for shuffling data unnecessarily around

2015-05-14 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org, ||vmakarov at gcc dot gnu.org Component|target |rtl-optimization --- Comment #5 from Ramana Radhakrishnan --- Adding Vlad to CC.

[Bug target/66049] Few AArch64 extend and add with shift tests generates sub optimal code with trunk gcc 6.0.

2015-05-15 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66049 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug tree-optimization/64946] [AArch64] gcc.target/aarch64/vect-abs-compile.c - "abs" vectorization fails for char/short types

2015-05-15 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org --- Comment #10 from Ramana Radhakrishnan --- assigned to Venkat.

[Bug tree-optimization/65068] Improve rewriting for address type induction variables in IVOPT

2015-05-15 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |NEW Last reconfirmed||2015-05-15 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1

[Bug target/65225] [AArch64] Various aarch64_rtx_costs improvements

2015-05-15 Thread ramana at gcc dot gnu.org
||2015-05-15 CC||ramana at gcc dot gnu.org Assignee|unassigned at gcc dot gnu.org |ktkachov at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #1 from Ramana Radhakrishnan

[Bug target/64835] -fno-ipa-cp is inconsitently supported when attributes optimize or target are used

2015-05-15 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=64835 Bug 64835 depends on bug 66015, which changed state. Bug 66015 Summary: align directives not propagated after __attribute__ ((__optimize__ ("O2"))) https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66015 What|Removed

[Bug target/66015] align directives not propagated after __attribute__ ((__optimize__ ("O2")))

2015-05-15 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |5.2 --- Comment #5 from Ramana Radhakrishnan --- Fixed - presumably.

[Bug target/64783] -march=armv8.1-a should be supported

2015-05-15 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Assignee|unassigned at gcc dot gnu.org |mwahab at gcc dot gnu.org --- Comment #2 from Ramana Radhakrishnan --- Assigned to Matthew as he's looking into this.

[Bug target/66200] New: GCC for ARM / AArch64 doesn't define TARGET_RELAXED_ORDERING

2015-05-19 Thread ramana at gcc dot gnu.org
ormal Priority: P3 Component: target Assignee: unassigned at gcc dot gnu.org Reporter: ramana at gcc dot gnu.org Target Milestone: --- ARM / AArch64 have a relaxed memory model, the ports need to define TARGET_RELAXED_ORDERING and the corresponding macros for li

[Bug target/66200] GCC for ARM / AArch64 doesn't define TARGET_RELAXED_ORDERING

2015-05-19 Thread ramana at gcc dot gnu.org
||2015-05-19 Assignee|unassigned at gcc dot gnu.org |ramana at gcc dot gnu.org Ever confirmed|0 |1 Known to fail||4.8.0, 4.8.1, 4.8.2, 4.8.3

[Bug target/65837] [arm-linux-gnueabihf] lto1 target specific builtin not available

2015-05-19 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65837 --- Comment #28 from Ramana Radhakrishnan --- (In reply to chrbr from comment #27) > > > > Should be reproducible without LTO with > > > > int __attribute__((target("fpu=neon"))) main() > > { > > ... > > } > > > > and compiling without -mfpu=

[Bug target/64208] [4.9 Regression][iwmmxt] ICE: internal compiler error: Max. number of generated reload insns per insn is achieved (90)

2015-05-21 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|4.9.3 |6.0 --- Comment #6 from Ramana Radhakrishnan --- Fixed on trunk.

[Bug libgcc/58660] ARM/Thumb non-interworking code broken in libgcc

2015-05-21 Thread ramana at gcc dot gnu.org
||2015-05-21 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #2 from Ramana Radhakrishnan --- Confirmed.

[Bug target/26702] .size is not emitted for BSS variables

2015-05-21 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=26702 --- Comment #13 from Ramana Radhakrishnan --- Author: ramana Date: Thu May 21 09:23:14 2015 New Revision: 223473 URL: https://gcc.gnu.org/viewcvs?rev=223473&root=gcc&view=rev Log: Fix PR target/26702 For Kwok Cheung Yeung. Modified: trunk

[Bug target/65937] FAIL: gcc.target/arm/pr26702.c scan-assembler \\.size[\\t ]+static_foo, 4

2015-05-21 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |6.0 --- Comment #1 from Ramana Radhakrishnan --- fixed.

[Bug c++/66239] Unoptimized sqrt(float or double) returns wrong values for ARM Cortex-A8 -mfloat-abi=[soft,softfp]

2015-05-21 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66239 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug middle-end/66241] [6 regression] [ARM] ICE: verify_type failed while building libstdc++ (dwarfout.c: gen_type_die_with_usage())

2015-05-21 Thread ramana at gcc dot gnu.org
gcc dot gnu.org Summary|ICE: verify_type failed |[6 regression] [ARM] ICE: |while building libstdc++|verify_type failed while |(dwarfout.c:|building libstdc++ |gen_type_die_with_usage()) |(dwarfout.c

[Bug middle-end/66241] [6 regression] [ARM] ICE: verify_type failed while building libstdc++ (dwarfout.c: gen_type_die_with_usage())

2015-05-26 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66241 Ramana Radhakrishnan changed: What|Removed |Added Status|NEW |RESOLVED Resolution|---

[Bug ipa/66181] [6 Regression]: /usr/include/bits/types.h:134:16: ICE: verify_type failed

2015-05-26 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66181 Ramana Radhakrishnan changed: What|Removed |Added CC||vp at gcc dot gnu.org --- Comment

[Bug ipa/66181] [6 Regression]: /usr/include/bits/types.h:134:16: ICE: verify_type failed

2015-05-26 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66181 --- Comment #13 from Ramana Radhakrishnan --- Author: ramana Date: Tue May 26 13:21:16 2015 New Revision: 223695 URL: https://gcc.gnu.org/viewcvs?rev=223695&root=gcc&view=rev Log: Fix PR ipa/66181 2015-05-26 Ramana Radhakrishnan PR

[Bug target/64045] fortran.dg/pr45636.f90 fails for AArch64 - memcpy and memset are not combined

2015-05-26 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=64045 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/57907] warning: switch -mcpu=cortex-a15 conflicts with -march=armv7-a switch [enabled by default]

2014-01-29 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=57907 Ramana Radhakrishnan changed: What|Removed |Added Target Milestone|--- |4.9.0 --- Comment #3 from Ramana R

[Bug middle-end/59993] [4.9 Regression] ICE: SSA corruption

2014-01-30 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=59993 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug middle-end/59993] [4.9 Regression] ICE: SSA corruption

2014-01-30 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=59993 --- Comment #5 from Ramana Radhakrishnan --- (In reply to Ramana Radhakrishnan from comment #4) > I am seeing the same with a cross compiler configured with > > > $SRCDIR/configure --target=arm-none-linux-gnueabi --with-arch=armv7-a > --with-fpu

[Bug sanitizer/59585] Tests failing due to trailing newline

2014-02-06 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |4.9.0 --- Comment #3 from Ramana Radhakrishnan --- Presumably fixed ?

[Bug target/58784] [ARM] LRA legitimate address issue with misalign neon_store

2014-02-06 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |4.9.0 --- Comment #2 from Ramana Radhakrishnan --- This is now fixed.

[Bug target/58699] ARM: emit PLDW instruction for prefetch with write intent

2014-02-06 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |NEW Last reconfirmed||2014-02-06 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 Severity|normal |enhancement --- Comment

[Bug target/58785] [ARM] LRA issue in Thumb mode with movhi

2014-02-06 Thread ramana at gcc dot gnu.org
||2014-02-06 CC||ramana at gcc dot gnu.org Target Milestone|--- |4.9.0 Ever confirmed|0 |1 --- Comment #1 from Ramana Radhakrishnan --- Looks to me like this is fixed. Trying

[Bug target/58847] ARM: emit NEON alignment hints for 32/16-bit accesses

2014-02-06 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=58847 Ramana Radhakrishnan changed: What|Removed |Added Keywords||missed-optimization St

[Bug regression/55676] ICE in int_mode_for_mode, at stor-layout.c:423

2014-02-07 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |RESOLVED CC||ramana at gcc dot gnu.org Resolution|--- |WORKSFORME Target Milestone|--- |4.8.3 --- Comment #1 from Ramana Radhakrishnan --- Works for me on trunk

[Bug target/55666] Use scratch register to avoid save/restore of callee saved register

2014-02-07 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |NEW Last reconfirmed||2014-02-07 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #2 from Ramana Radhakrishnan --- This looks like a case due

[Bug target/60094] gcc.target/arm/ftest-armv7em-thumb.c fails

2014-02-07 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED --- Comment #4 from Ramana Radhakrishnan --- Fixed. I don't see these in any of my recent test results.

[Bug middle-end/60093] ICE on testsuite/c-c++-common/ubsan/overflow-*.c

2014-02-07 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |DUPLICATE --- Comment #2 from Ramana Radhakrishnan --- looks like a dup of 60030 *** This bug has been marked as a duplicate of bug 60030 ***

[Bug rtl-optimization/60030] [4.9 regression] ICE in simplify_subreg, at simplify-rtx.c:5903

2014-02-07 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60030 Ramana Radhakrishnan changed: What|Removed |Added CC||bernd.edlinger at hotmail dot de

[Bug target/59904] [ARM] tls-reload-1.c fails

2014-02-07 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=59904 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/59833] ARM soft-float extendsfdf2 fails to quiet signaling NaN

2014-02-07 Thread ramana at gcc dot gnu.org
|UNCONFIRMED |NEW Last reconfirmed||2014-02-07 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #1 from Ramana Radhakrishnan --- Confirmed.

[Bug target/59595] [4.9 Regression] Segmentation fault: build/genpreds -c ../../gcc/gcc/config/arm/arm.md > tmp-constrs.h

2014-02-07 Thread ramana at gcc dot gnu.org
-01-20 00:00:00 |2014-02-07 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #2 from Ramana Radhakrishnan --- http://gcc.gnu.org/bugzilla/show_bug.cgi?id=59913 was something similar. Can you see if it

[Bug target/59695] bad code generation on aarch64 in aarch64_output_mi_thunk

2014-02-07 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Version|4.9.0 |4.8.0 Resolution|--- |FIXED Target Milestone|--- |4.8.3 --- Comment #4 from Ramana Radhakrishnan --- Fixed now presumably.

[Bug target/60034] "invalid expression as operand" in aarch64 inline asm

2014-02-07 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60034 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/60034] "invalid expression as operand" in aarch64 inline asm

2014-02-07 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60034 Ramana Radhakrishnan changed: What|Removed |Added Status|UNCONFIRMED |NEW Last reconfirmed|

[Bug target/59222] [4.9 Regression] gcc.c-torture/compile/20050622-1.c ICEs at -O1 and above for aarch64-elf ILP32

2014-02-07 Thread ramana at gcc dot gnu.org
||2014-02-07 CC||ramana at gcc dot gnu.org, ||vmakarov at gcc dot gnu.org, ||yvan.roux at linaro dot org Ever confirmed|0

[Bug target/60109] __builtin_frame_address does not work as documented on ARM

2014-02-07 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60109 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/57907] warning: switch -mcpu=cortex-a15 conflicts with -march=armv7-a switch [enabled by default]

2014-02-11 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=57907 Ramana Radhakrishnan changed: What|Removed |Added Status|NEW |RESOLVED Resolution|---

[Bug middle-end/60162] New: [4.9 lra regression] mlra appears to be using the FP registers as a set of spill registers for ARM.

2014-02-12 Thread ramana at gcc dot gnu.org
Severity: normal Priority: P3 Component: middle-end Assignee: unassigned at gcc dot gnu.org Reporter: ramana at gcc dot gnu.org This is something that I've just noticed with spec2k gzip : longest_match. If the function is compiled for a cros

[Bug libgcc/60166] ARM default NAN encoding violates EABI

2014-02-13 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60166 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug rtl-optimization/60162] [4.9 Regression][lra] mlra appears to be using the FP registers for integer values and then moving on to GPR registers.

2014-02-13 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60162 --- Comment #2 from Ramana Radhakrishnan --- Created attachment 32120 --> http://gcc.gnu.org/bugzilla/attachment.cgi?id=32120&action=edit Reduced from gzip. Command line options. -march=armv7-a -mfpu=neon -mfloat-abi=hard -mthumb -O3 -mlra

[Bug tree-optimization/60280] [4.9 Regression] gcc.target/arm/ivopts.c and gcc.target/arm/ivopts-2.c failed caused by preserving loop structure.

2014-02-25 Thread ramana at gcc dot gnu.org
||2014-02-26 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #4 from Ramana Radhakrishnan --- confirmed.

[Bug target/59726] [4.9 Regression] r206148 exposes broken vec_perm for big-endian aarch64; ICE at -O3

2014-03-10 Thread ramana at gcc dot gnu.org
||ramana at gcc dot gnu.org Resolution|--- |FIXED --- Comment #2 from Ramana Radhakrishnan --- For 4.9 we just ended up disabling the vec_perm support for AArch64 BE, thanks to this patch - http://gcc.gnu.org/ml/gcc-patches/2014-01/msg00988

[Bug target/60459] Crash seen in _Unwind_VRS_Pop() for ARM platform

2014-03-10 Thread ramana at gcc dot gnu.org
||2014-03-10 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #2 from Ramana Radhakrishnan --- 4.2.1 is completely unsupported. There is not enough information here to try and reproduce

[Bug target/60298] [ARM/Thumb1] ICE caused by LRA for case pr54713-1.c

2014-03-10 Thread ramana at gcc dot gnu.org
Status|UNCONFIRMED |RESOLVED CC||ramana at gcc dot gnu.org Resolution|--- |FIXED Target Milestone|--- |4.9.0 --- Comment #3 from Ramana Radhakrishnan --- Fixed as per Vlad's

[Bug target/60109] __builtin_frame_address does not work as documented on ARM

2014-03-10 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60109 Ramana Radhakrishnan changed: What|Removed |Added Status|UNCONFIRMED |RESOLVED Resolution|---

[Bug c++/60106] ICE in g++.dg/gomp/pr59150.C

2014-03-10 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=60106 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/58424] [ARM]gcc.target/arm/pr42575.c failed on arm

2014-03-11 Thread ramana at gcc dot gnu.org
||2014-03-11 CC||ramana at gcc dot gnu.org Known to work||4.9.0 Ever confirmed|0 |1 Known to fail||4.8.0, 4.8.1 --- Comment #1 from

[Bug target/58424] [ARM]gcc.target/arm/pr42575.c failed on arm

2014-03-13 Thread ramana at gcc dot gnu.org
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=58424 Ramana Radhakrishnan changed: What|Removed |Added Status|WAITING |NEW

[Bug middle-end/60192] Test case gcc.dg/tree-ssa/sra-12.c fails on ARM

2014-03-13 Thread ramana at gcc dot gnu.org
||2014-03-13 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #2 from Ramana Radhakrishnan --- Confirmed - Kyrill worked out that it was one of the MOVE_COSTS IIRC for this purpose.

[Bug ipa/67280] [5 Regression] wrong C++11 code generated on arm-linux-gnueabihf

2015-09-08 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=67280 Ramana Radhakrishnan changed: What|Removed |Added Component|target |ipa --- Comment #4 from Ramana Ra

[Bug rtl-optimization/65932] [5 Regression] Linux-3.10.75 on arm926ej-s does not boot due to wrong code generation

2015-09-09 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65932 Ramana Radhakrishnan changed: What|Removed |Added CC||ramana at gcc dot gnu.org

[Bug target/67366] Poor assembly generation for unaligned memory accesses on ARM v6 & v7 cpus

2015-09-09 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=67366 --- Comment #12 from Ramana Radhakrishnan --- (In reply to rguent...@suse.de from comment #3) > On Thu, 27 Aug 2015, rearnsha at gcc dot gnu.org wrote: > > > https://gcc.gnu.org/bugzilla/show_bug.cgi?id=67366 > > > > --- Comment #2 from Richard

[Bug target/63304] Aarch64 pc-relative load offset out of range

2015-09-11 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=63304 --- Comment #24 from Ramana Radhakrishnan --- Author: ramana Date: Fri Sep 11 09:44:26 2015 New Revision: 227679 URL: https://gcc.gnu.org/viewcvs?rev=227679&root=gcc&view=rev Log: Remove separate movtf pattern - Use an iterator for all FP modes.

[Bug target/63304] Aarch64 pc-relative load offset out of range

2015-09-14 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=63304 --- Comment #25 from Ramana Radhakrishnan --- Author: ramana Date: Mon Sep 14 13:16:59 2015 New Revision: 227748 URL: https://gcc.gnu.org/viewcvs?rev=227748&root=gcc&view=rev Log: [AArch64] Handle literal pools for functions > 1 MiB in size. T

[Bug target/67321] [ARM] Exploit Wide Add operations when appropriate

2015-09-22 Thread ramana at gcc dot gnu.org
||2015-09-22 CC||ramana at gcc dot gnu.org Assignee|unassigned at gcc dot gnu.org |michael.collison at linaro dot org Target Milestone|--- |6.0 Ever confirmed|0

[Bug target/66755] [ARM] TARGET_ASM_OUTPUT_MI_THUNK should be rewritten to an RTL implementation

2015-09-22 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=66755 Ramana Radhakrishnan changed: What|Removed |Added Status|UNCONFIRMED |NEW Last reconfirmed|

[Bug target/67718] [aarch64] long double incorrect code for copysign

2015-09-29 Thread ramana at gcc dot gnu.org
||2015-09-30 CC||ramana at gcc dot gnu.org Ever confirmed|0 |1 --- Comment #3 from Ramana Radhakrishnan --- With the latest build for aarch64-none-linux-gnu of 4.9 and trunk that I had lying around, I

[Bug target/67143] [5/6 Regression] ICE (could not split insn) on aarch64-linux-gnu

2015-09-29 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=67143 Ramana Radhakrishnan changed: What|Removed |Added Status|NEW |RESOLVED Resolution|---

[Bug target/65697] __atomic memory barriers not strong enough for __sync builtins

2015-09-29 Thread ramana at gcc dot gnu.org
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=65697 --- Comment #73 from Ramana Radhakrishnan --- Now fixed ,Matthew ? Ramana

<    2   3   4   5   6   7   8   9   10   11   >