On Tue, Nov 19, 2024 at 06:56:43PM +0100, Neil Armstrong wrote:
> When requesting a DDR bandwidth level along a GPU frequency
> level via the GMU, we can also specify the bus bandwidth usage in a 16bit
> quantitized value.
>
> For now simply request the maximum bus usage.
Why? You don't care abou
On Sun, Nov 24, 2024 at 02:52:46AM +0530, Akhil P Oommen wrote:
> On Tue, Nov 19, 2024 at 06:56:40PM +0100, Neil Armstrong wrote:
> > The Adreno GMU Management Unit (GMU) can also scale DDR Bandwidth along
> > the Frequency and Power Domain level, but by default we leave the
> > OPP core scale the
On Tue, Nov 19, 2024 at 06:56:40PM +0100, Neil Armstrong wrote:
> The Adreno GMU Management Unit (GMU) can also scale DDR Bandwidth along
> the Frequency and Power Domain level, but by default we leave the
> OPP core scale the interconnect ddr path.
>
> In order to calculate vote values used by th
On Tue, Nov 19, 2024 at 06:56:39PM +0100, Neil Armstrong wrote:
> The Adreno GMU Management Unit (GNU) can also scale the DDR Bandwidth
> along the Frequency and Power Domain level, but by default we leave the
> OPP core vote for the interconnect ddr path.
>
> While scaling via the interconnect pa
On Tue, Nov 19, 2024 at 06:56:37PM +0100, Neil Armstrong wrote:
> Half of the current "Quirks" are in fact features, so rename
> the defines with FEAT instead of QUIRK.
>
> They will be moved in a separate bitfield in a second time.
>
> No functional changes.
>
> Signed-off-by: Neil Armstrong
>
On Fri, Nov 22, 2024 at 05:56:45PM +0800, Fange Zhang wrote:
> From: Li Liu
>
> Document general compatibility of the DSI controller on SM6150.
>
> Signed-off-by: Li Liu
> Signed-off-by: Fange Zhang
> ---
> Documentation/devicetree/bindings/display/msm/dsi-controller-main.yaml | 1 +
> 1 file
On Fri, Nov 22, 2024 at 05:56:44PM +0800, Fange Zhang wrote:
> From: Li Liu
>
> Add new compatible for SM6150 with dsi_phy_14nm_36mA_regulators
>
> Signed-off-by: Li Liu
> Signed-off-by: Fange Zhang
> ---
> Documentation/devicetree/bindings/display/msm/dsi-phy-14nm.yaml | 1 +
> 1 file change
On Fri, Nov 22, 2024 at 05:56:43PM +0800, Fange Zhang wrote:
> This series aims to enable display on the QCS615 platform
>
> 1.Add MDSS & DPU support for QCS615
> 2.Add DSI support for QCS615
>
> QCS615 platform supports DisplayPort, and this feature will be added in a
> future patch
>
> T
On Fri, Nov 22, 2024 at 05:56:46PM +0800, Fange Zhang wrote:
> From: Li Liu
>
> Document the MDSS and DPU hardware found on the Qualcomm SM6150 platform.
>
> Signed-off-by: Li Liu
> Signed-off-by: Fange Zhang
> ---
This has a build failure, but nothing here explains dependency.
This cannot b
On Fri, Nov 22, 2024 at 05:56:43PM +0800, Fange Zhang wrote:
> This series aims to enable display on the QCS615 platform
>
> 1.Add MDSS & DPU support for QCS615
> 2.Add DSI support for QCS615
>
> QCS615 platform supports DisplayPort, and this feature will be added in a
> future patch
>
> T
10 matches
Mail list logo