value. Thus,
setting of EDP_PWMGEN_BIT_COUNT is moved to setup phase instead of
enable so that max backlight can be calculated correctly. Only the
frequency divider is set during the enable phase using the value of
EDP_PWMGEN_BIT_COUNT.
Signed-off-by: Furquan Shaikh
Reviewed-by: Stéphane Marchesin
value. Thus,
setting of EDP_PWMGEN_BIT_COUNT is moved to setup phase instead of
enable so that max backlight can be calculated correctly. Only the
frequency divider is set during the enable phase using the value of
EDP_PWMGEN_BIT_COUNT.
Signed-off-by: Furquan Shaikh
Reviewed-by: Stéphane Marchesin
Enables getting correct mode clock when reading pipe config
Signed-off-by: Furquan Shaikh
---
drivers/gpu/drm/i915/intel_ddi.c | 8
drivers/gpu/drm/i915/intel_display.c | 9 -
2 files changed, 16 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/intel_ddi.c b
Furquan Shaikh wrote:
> > Enables getting correct mode clock when reading pipe config
> >
> > Signed-off-by: Furquan Shaikh
> > ---
> > drivers/gpu/drm/i915/intel_ddi.c | 8
> > drivers/gpu/drm/i915/intel_display.c | 9 -
> > 2 files cha
We need to round up the values since the comparison in drm_mode_equal might
fail if division
results in fractional part
Signed-off-by: Furquan Shaikh
---
drivers/gpu/drm/i915/intel_display.c | 6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915
Enables getting correct mode clock when reading pipe config
This patch has been tested successfully on top of drm-intel-nightly tree
Signed-off-by: Furquan Shaikh
---
drivers/gpu/drm/i915/i915_reg.h | 6
drivers/gpu/drm/i915/intel_ddi.c | 70
Enables getting correct mode clock when reading pipe config
This patch has been tested successfully on top of drm-intel-nightly tree
Signed-off-by: Furquan Shaikh
---
drivers/gpu/drm/i915/i915_reg.h | 6
drivers/gpu/drm/i915/intel_ddi.c | 70
We need to round up the values since the comparison in drm_mode_equal might
fail if division
results in fractional part
Signed-off-by: Furquan Shaikh
---
drivers/gpu/drm/i915/intel_display.c | 6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915
Enables getting correct mode clock when reading pipe config
Signed-off-by: Furquan Shaikh
---
drivers/gpu/drm/i915/intel_ddi.c | 8
drivers/gpu/drm/i915/intel_display.c | 9 -
2 files changed, 16 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/i915/intel_ddi.c b
Furquan Shaikh wrote:
> > Enables getting correct mode clock when reading pipe config
> >
> > Signed-off-by: Furquan Shaikh
> > ---
> > drivers/gpu/drm/i915/intel_ddi.c | 8
> > drivers/gpu/drm/i915/intel_display.c | 9 -
> > 2 files cha
10 matches
Mail list logo
