On 2025/1/15 1:50, Jerome Brunet wrote:
[ EXTERNAL EMAIL ]
On Sun 12 Jan 2025 at 23:44, Martin Blumenstingl
wrote:
Hello,
On Fri, Jan 10, 2025 at 6:39 AM Ao Xu via B4 Relay
wrote:
This patch series adds DRM support for the Amlogic S4-series SoCs.
Compared to the Amlogic G12-series, the
在 2025/1/15 1:50, Jerome Brunet 写道:
[ EXTERNAL EMAIL ]
On Sun 12 Jan 2025 at 23:44, Martin Blumenstingl
wrote:
Hello,
On Fri, Jan 10, 2025 at 6:39 AM Ao Xu via B4 Relay
wrote:
This patch series adds DRM support for the Amlogic S4-series SoCs.
Compared to the Amlogic G12-series, the S4
From: Ao Xu
Add Device Tree support for the DRM subsystem on the Amlogic S4 SoC.
Enable nodes for canvas, vpu, and HDMI controllers.
Enable nodes for CVBS and HDMI bridge connector components.
Signed-off-by: Ao Xu
---
.../boot/dts/amlogic/meson-s4-s805x2-aq222.dts | 39 +++
arch
From: Ao Xu
Add support for Composite Video Baseband Signal (CVBS)
in the Meson encoder driver for the Amlogic S4 SoC.
Signed-off-by: Ao Xu
---
drivers/gpu/drm/meson/meson_encoder_cvbs.c | 10 ++
1 file changed, 10 insertions(+)
diff --git a/drivers/gpu/drm/meson/meson_encoder_cvbs.c
From: Ao Xu
Update plane register configurations in the Meson DRM driver
to support the Amlogic S4 SoC. These adjustments ensure proper
handling of display planes with S4-specific hardware requirements.
Signed-off-by: Ao Xu
---
drivers/gpu/drm/meson/meson_crtc.c | 90
From: Ao Xu
Introduce support for HDMI TX video mode (vmode) timing in the
Meson VENC driver for the Amlogic S4 SoC. These updates enable
reliable HDMI output with correct timing for S4 devices.
Signed-off-by: Ao Xu
---
drivers/gpu/drm/meson/meson_venc.c | 334
From: Ao Xu
Update VIU and VPP initialization for S4 compatibility.
VPP_MISC register definition was different with G12 SoCs,
so disabled watermark control for S4.
Signed-off-by: Ao Xu
---
drivers/gpu/drm/meson/meson_registers.h | 1 +
drivers/gpu/drm/meson/meson_viu.c | 9
From: Ao Xu
Add S4 dw_hdmi register access method.
Adjust clock, power domain, and PHY configurations
to support HDMI on the S4.
Signed-off-by: Ao Xu
---
drivers/gpu/drm/meson/meson_dw_hdmi.c | 244 --
drivers/gpu/drm/meson/meson_dw_hdmi.h | 126
From: Ao Xu
Add S4 compatible for DRM driver. This update driver logic to support
S4-specific configurations. This also add vpu clock operation in
bind, suspend, resume, shutdown stage.
Signed-off-by: Ao Xu
---
drivers/gpu/drm/meson/meson_drv.c | 127
From: Ao Xu
Add devicetree document for S4 HDMI controller
Signed-off-by: Ao Xu
---
Documentation/devicetree/bindings/display/amlogic,meson-dw-hdmi.yaml | 1 +
1 file changed, 1 insertion(+)
diff --git
a/Documentation/devicetree/bindings/display/amlogic,meson-dw-hdmi.yaml
b/Documentation
From: Ao Xu
Add devicetree document for S4 VPU
Signed-off-by: Ao Xu
---
.../bindings/display/amlogic,meson-vpu.yaml| 48 --
1 file changed, 44 insertions(+), 4 deletions(-)
diff --git a/Documentation/devicetree/bindings/display/amlogic,meson-vpu.yaml
b
From: Ao Xu
The S4-series splits the HIU into `sys_ctrl`, `pwr_ctrl`, and `clk_ctrl`.
Introduce VPU clock settings specific to the Amlogic S4 SoC,
which differ from the configurations used for G12.
Signed-off-by: Ao Xu
---
drivers/gpu/drm/meson/meson_vclk.c | 1018
hardware,
and the DRM driver has been adapted accordingly.
4 The OSD, VIU, and VPP components remain unchanged and are consistent with the
G12-series.
Signed-off-by: Ao Xu
---
Ao Xu (11):
dt-bindings: display: meson-dw-hdmi: Add compatible for S4 HDMI controller
dt-bindings: display
From: Ao Xu
Adjust the parameters passed to specific API calls in the
Meson HDMI encoder to align with hardware requirements.
Configure VCLK to use double pixels for
480p and 576p resolutions in the Amlogic S4.
Signed-off-by: Ao Xu
---
drivers/gpu/drm/meson/meson_encoder_hdmi.c | 19
14 matches
Mail list logo