Hi Tom,
the xlating filter work fine, the phase shift is cause by another factor.
Thanks for your
reply.
On Sun, Aug 14, 2011 at 4:17 AM, Tom Rondeau wrote:
> On Fri, Aug 12, 2011 at 3:50 AM, Page Jack wrote:
> > I use xlating filter to down convert signal. after I down convert signal
> it
> >
That makes perfect sense now, thanks. Now that there are 2 channels I have 2
outputs which I can't directly feed into my demodulator/decoder. Is there a
way in GRC to combine the 2 streams in order to only have 1 demod/decoder
with the hopes of observing the array gain from the 2nd USRP at my ou
On 08/15/2011 12:07 PM, wes.rumble wrote:
>
> I see what you meant Josh, thanks for your help. One more quick question, as
> simple as it seems I still have to make sure. In the flowgraph in GRC I
> will need 2 UHD sources right? One with the default ref source and one with
Use exactly one s
I see what you meant Josh, thanks for your help. One more quick question, as
simple as it seems I still have to make sure. In the flowgraph in GRC I
will need 2 UHD sources right? One with the default ref source and one with
the MIMO cable as its source. Assuming that's correct, is there a way
Hi, Marcus,
Thanks a lot!
We will look into the UHD source code.
Best regards,
Yooxi
Marcus D. Leech wrote:
>
>> Hi, Marcus,
>>
>> Thanks a lot for your quick reply!
>> Then start from where, the integers become floating point numbers?
>> I'd like to see how they are converted.
>>
>> Thanks,
Hi, Marcus,
Thanks a lot for your quick reply!
Then start from where, the integers become floating point numbers?
I'd like to see how they are converted.
Thanks,
Yooxi
They are never floating-point numbers inside the FPGA or on the host
interface. For UHD, they get scaled and converted
insi
Hi, Marcus,
Thanks a lot for your quick reply!
Then start from where, the integers become floating point numbers?
I'd like to see how they are converted.
Thanks,
Yooxi
Marcus D. Leech wrote:
>
> On 08/15/2011 01:22 PM, xi yang wrote:
>> Hi, Tom,
>>
>> Thanks a lot for your prompt reply!
>> Do
On 08/15/2011 01:22 PM, xi yang wrote:
Hi, Tom,
Thanks a lot for your prompt reply!
Do you mean on the Transmitting side?
I want to know how 32-bit floating point number is converted to 16bits
or from 16bits to 32bits.
Where can I find the file that performs this conversion?
We are actually w
Hi, Tom,
Thanks a lot for your prompt reply!
Do you mean on the Transmitting side?
I want to know how 32-bit floating point number is converted to 16bits or
from 16bits to 32bits.
Where can I find the file that performs this conversion?
We are actually working on the Receiving side.
Before we mov
Hello Tom,
Thank you so much Tom for your quick response.. yes i have found the code
scripts in gnurdio-examples/python/ofdm.
Please help me to implment this in GRC. i dont know how to use this code to
make simulation blocks in SDR.. where i have to put this code to make
simulation ? i am looking
hi,
i have 2 rfx 1800 and am using one of the tx/rx connections for the only
antenna i have. what is the difference between the tx/rx and the rx2
connection?
i understand it's a very basic question though would appreciate an
answer. thanks in advance,
walter
On Mon, Aug 15, 2011 at 12:48 AM, xi yang wrote:
> Hi, all
>
> I want to use fpga to do FFT before the data are transmitted to usb.
>
> In FFT module, I used float point numbers to be its input. According to the
> IEEE Floating-Point Standard, a float point number is represented by 32 bits
> (bits
12 matches
Mail list logo
