> From: Bruce Richardson [mailto:bruce.richard...@intel.com]
> Sent: Monday, 10 March 2025 16.53
>
> On Mon, Mar 10, 2025 at 04:34:23PM +0100, Morten Brørup wrote:
> > > From: Bruce Richardson [mailto:bruce.richard...@intel.com]
> > > Sent: Monday, 10 March 2025 16.27
> > >
> > > On Mon, Mar 10, 2
When freeing transmitted mbufs, there is no reason to send the freed
mbufs directly to the ring if the cache is empty - only if it is zero
size (in which case the cache pointer is NULL). Therefore, remove the
empty check and only check for a null cache pointer.
Signed-off-by: Bruce Richardson
---
https://bugs.dpdk.org/show_bug.cgi?id=1672
Bug ID: 1672
Summary: [dpdk-25.03]
vf_offload/checksum_offload_tunnel_enable: gtpu packet
checksum error packet
Product: DPDK
Version: 25.03
Hardware: All
On Mon, 10 Feb 2025 09:44:41 +0800
Bingbin Chen wrote:
> Add (np)network processor registers read/write interfaces.
>
> Signed-off-by: Bingbin Chen
When sending followup patches, please use the convention of using a new
version number and a reply-to so that it stays in same thread in mail.
Th
> -Original Message-
> From: Thomas Monjalon
> Sent: Wednesday, 19 February 2025 17:20
> To: Shani Peretz
> Cc: dev@dpdk.org; ferruh.yi...@amd.com; Ori Kam ;
> Stephen Hemminger
> Subject: Re: [PATCH] examples/flow_filtering: fix destination IP mask
>
> External email: Use caution ope
> --- a/lib/mempool/rte_mempool.h
> +++ b/lib/mempool/rte_mempool.h
> @@ -136,7 +136,7 @@ struct rte_mempool_objsz {
> /**
> * Alignment of elements inside mempool.
> */
> -#define RTE_MEMPOOL_ALIGNRTE_CACHE_LINE_SIZE
> +#define RTE_MEMPOOL_ALIGN4096
NAK!
This would nearly double the
The epoch bit is a binary value which needs to be toggled with
every pass of the ring in the hardware.
The code was doing this prematurely in vector path.
Improve the ring wrap identification and fix epoch bit calculation
in the vector path.
Fixes: 30656a1cace8 ("net/bnxt: refactor epoch setting")
From: Long Li
The secondary process can access its vmbus device through device private
region. Add and pass it on all call chains leading to vmbus code.
Signed-off-by: Long Li
---
drivers/bus/vmbus/linux/vmbus_uio.c | 2 +-
drivers/bus/vmbus/private.h | 2 +-
drivers/bus/vmbus/rte_bu
From: Long Li
Introduce a function get the vmbus device from hn_data. For secondary
process, the vmbus device is in eth_dev's private region.
Signed-off-by: Long Li
---
drivers/net/netvsc/hn_nvs.c | 15 +++
drivers/net/netvsc/hn_nvs.h | 2 ++
2 files changed, 17 insertions(+)
dif
From: Long Li
Secondary process will get access to vmbus device and this UIO fd for
signaling hyperv host on channels without monitoring support.
Signed-off-by: Long Li
---
drivers/bus/vmbus/vmbus_common_uio.c | 9 ++---
1 file changed, 6 insertions(+), 3 deletions(-)
diff --git a/drivers
From: Long Li
To prepare for supporting to set hyperv event from secondary process
when the channel has monitoring disable, introduce a private data
region for storing the vmbus device. The secondary process will get
access to its vmbus device in case it needs to signal the host.
Signed-off-by:
On Tue, 4 Mar 2025 06:23:06 +
Bing Zhao wrote:
> Hi Ming,
>
> > -Original Message-
> > From: Yang Ming
> > Sent: Friday, December 13, 2024 5:25 PM
> > To: Dariusz Sosnowski ; Slava Ovsiienko
> > ; Bing Zhao ; Ori Kam
> > ; Suanming Mou ; Matan Azrad
> >
> > Cc: dev@dpdk.org; Yang M
The fixed value of Rx burst threshold may not be optimal
for all the NIC speeds. For high speed NIC ports, like 400G
configure a higher Rx burst value.
Signed-off-by: Ajit Khaparde
Reviewed-by: Kalesh AP
Reviewed-by: Somnath Kotur
Reviewed-by: Damodharam Ammepalli
---
drivers/net/bnxt/bnxt_et
These patches address a couple of issues in the BNXT PMD.
Please apply.
Ajit Khaparde (2):
net/bnxt: configure burst threshold based on speed
net/bnxt: fix epoch bit calculation
drivers/net/bnxt/bnxt_ethdev.c | 20
drivers/net/bnxt/bnxt_ring.h| 19 ++
Reorder flow engine evaluation for RTE flow rule installation.
Currently, the driver evaluates rules with engines in the order they are
executed in the hardware. However, in this situation, some wildcarded flows
that are also supported by the ACL engine are installed as switch engine
rules, which s
Acked-by: Chengwen Feng
On 2025/3/10 18:08, Kevin Traynor wrote:
> LTS length was updated to 3 years, but a sentence saying
> when the final release would be was not updated.
>
> Fixes: 3c60ea7b289a ("doc: update LTS maintenance to 3 years")
> Cc: sta...@dpdk.org
>
> Signed-off-by: Kevin Trayno
16 matches
Mail list logo
