Issue #474 has been updated by Bill XIE.
The problem disappears if only ehci debug is enabled, even if no ft232h is
plugged in.
Bug #474: X200s crashes after graphic init with 8GB RAM
https://ticket.coreboot.org/issues/474#change-1454
* Author: Bill XIE
Hello all,We have a custom CFL board that resembles CFL RVP-11. I compiled the
code and flashed it and it started booting without problem. However after
global reset, it stucks at S5 and S5 signal asserts low. Because of that,
microcontroller does not power up the system. What might be the probl
Dear Cagatay,
Welcome to coreboot!
Am 28.03.23 um 15:49 schrieb cagatay bagci via coreboot:
We have a custom CFL board that resembles CFL RVP-11. I compiled the
code and flashed it and it started booting without problem. However
after global reset, it stucks at S5 and S5 signal asserts low.
B
What do you mean by "microcontroller"? ME? EC?
Does it work on the reference BIOS?
Which EC Firmware are you using?
Am Di., 28. März 2023 um 16:00 Uhr schrieb Paul Menzel <
pmen...@molgen.mpg.de>:
>
> Dear Cagatay,
>
>
> Welcome to coreboot!
>
> Am 28.03.23 um 15:49 schrieb cagatay bagci via core
Hi Komal,
Welcome and thanks for your interest in coreboot :)
Mentors will be assigned later to the people and projects, when we have
all applications.
However, as listed on our GSoC page, you can find all important
information here https://doc.coreboot.org/contributing/gsoc.html
Felix
On Sat
Our design is similar to RVP except that we have PIC32 instead of EC and we
have RAM soldered on board. So power sequences and other settings are
controlled by PIC32. The only changes I did are putting appropriate spd binary
and changing spd read type. I added log as attachment. I am building f
--
Sincerely,
Ivan Kalashnikov
signature.asc
Description: This is a digitally signed message part.
___
coreboot mailing list -- coreboot@coreboot.org
To unsubscribe send an email to coreboot-le...@coreboot.org
7 matches
Mail list logo
