Author: sfertile
Date: Wed Oct 4 18:50:48 2017
New Revision: 314964
URL: http://llvm.org/viewvc/llvm-project?rev=314964&view=rev
Log:
Enabling new pass manager in LTO (and thinLTO) link step.
Passes 'new-pass-manager' option to the linker plugin when the new pass
manager is enabled.
Patch by Gr
Author: sfertile
Date: Thu Oct 11 11:40:35 2018
New Revision: 344276
URL: http://llvm.org/viewvc/llvm-project?rev=344276&view=rev
Log:
Revert "clang-cl: Add /showFilenames option (PR31957)"
This reverts https://reviews.llvm.org/rL344234 which is causing failures on
several bots due to invalid llv
https://github.com/mandlebug commented:
It's unfortunate we have to ditch the StringSet because of the iteration order
since the semantics of the option are the same regardless of the order the
names are printed in.
Now that we are constructing the list in sorted order we should change
[thes
https://github.com/mandlebug approved this pull request.
LGTM. Zaara pointed out offline that we can't rely on the input being sorted
despite this change because you can invoke the front end directly with an
argument list in unsorted order.
https://github.com/llvm/llvm-project/pull/86840
_
https://github.com/mandlebug created
https://github.com/llvm/llvm-project/pull/79404
Fix and add a test case for combining '-ffat-lto-objects -c -emit-llvm' options
and fix a spelling mistake in same test.
>From 4ea905576a552a43fcf9a97287e618b67eb8e681 Mon Sep 17 00:00:00 2001
From: Sean Ferti
https://github.com/mandlebug closed
https://github.com/llvm/llvm-project/pull/79404
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
mandlebug wrote:
Thanks for the review.
https://github.com/llvm/llvm-project/pull/79404
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/mandlebug created
https://github.com/llvm/llvm-project/pull/79041
Fat lto with -c compiles to an object file with the IR embedded in a section of
the object, the combination of fat-lto with -S should then produce an assembly
file equivalent of that. The IR output can still b
Author: Sean Fertile
Date: 2021-09-29T11:53:46-04:00
New Revision: 9b10e2b1cf01b37f441d83ebc41d2c2f9f81831e
URL:
https://github.com/llvm/llvm-project/commit/9b10e2b1cf01b37f441d83ebc41d2c2f9f81831e
DIFF:
https://github.com/llvm/llvm-project/commit/9b10e2b1cf01b37f441d83ebc41d2c2f9f81831e.diff
Author: Sean Fertile
Date: 2021-08-04T11:03:25-04:00
New Revision: b8f612e780e50cfb62bc0196b6367e4587949f88
URL:
https://github.com/llvm/llvm-project/commit/b8f612e780e50cfb62bc0196b6367e4587949f88
DIFF:
https://github.com/llvm/llvm-project/commit/b8f612e780e50cfb62bc0196b6367e4587949f88.diff
Author: Sean Fertile
Date: 2021-08-05T09:51:16-04:00
New Revision: 5181be344adbf7ba7dffc73526893d4e7750d34c
URL:
https://github.com/llvm/llvm-project/commit/5181be344adbf7ba7dffc73526893d4e7750d34c
DIFF:
https://github.com/llvm/llvm-project/commit/5181be344adbf7ba7dffc73526893d4e7750d34c.diff
Author: Sean Fertile
Date: 2021-08-05T11:15:12-04:00
New Revision: f888e442bcc547301b58e77667eb261c0391b897
URL:
https://github.com/llvm/llvm-project/commit/f888e442bcc547301b58e77667eb261c0391b897
DIFF:
https://github.com/llvm/llvm-project/commit/f888e442bcc547301b58e77667eb261c0391b897.diff
Author: Sean Fertile
Date: 2021-08-06T13:54:50-04:00
New Revision: 524bb8844b225d42c98d381d745d4fd549ea
URL:
https://github.com/llvm/llvm-project/commit/524bb8844b225d42c98d381d745d4fd549ea
DIFF:
https://github.com/llvm/llvm-project/commit/524bb8844b225d42c98d381d745d4fd549ea.diff
Author: Sean Fertile
Date: 2021-03-01T13:08:28-05:00
New Revision: 3f40dbbbc71d28f6ad0bd616fe009bde861362ed
URL:
https://github.com/llvm/llvm-project/commit/3f40dbbbc71d28f6ad0bd616fe009bde861362ed
DIFF:
https://github.com/llvm/llvm-project/commit/3f40dbbbc71d28f6ad0bd616fe009bde861362ed.diff
Author: sfertile
Date: Thu Jan 5 15:43:30 2017
New Revision: 291179
URL: http://llvm.org/viewvc/llvm-project?rev=291179&view=rev
Log:
Add vec_insert4b and vec_extract4b functions to altivec.h
Add builtins for the functions and custom codegen mapping the builtins to their
corresponding intrinsics
Author: sfertile
Date: Thu Jan 5 16:54:34 2017
New Revision: 291188
URL: http://llvm.org/viewvc/llvm-project?rev=291188&view=rev
Log:
Remove the ppc insertword/extractword expected fail tests.
Removed:
cfe/trunk/test/CodeGen/builtins-ppc-extractword-error.c
cfe/trunk/test/CodeGen/builtin
16 PM
Tests on linux/x86_64 are failing with:fatal error: error in backend: Cannot select: intrinsic %llvm.ppc.vsx.xxinsertwOn Thu, Jan 5, 2017 at 1:43 PM, Sean Fertile via cfe-commits wrote:> Author: sfertile> Date: Thu Jan 5 15:43:30 2017> New Revision: 291179>> URL: http://llvm.org/vie
sfertile added inline comments.
Comment at: lib/Headers/altivec.h:11908
+#define vec_extract4b(__a, __b)
\
+ vec_reve((vector unsigned long long)
\
+__builtin_vsx_xxextractuw
sfertile updated this revision to Diff 78760.
sfertile added a comment.
Moved the endian related massaging from altivec.h into Clang codegen and
clamped the input index into the valid range [0, 12].
Repository:
rL LLVM
https://reviews.llvm.org/D26546
Files:
include/clang/Basic/BuiltinsPPC
sfertile updated this revision to Diff 78911.
sfertile added a comment.
Fixed spelling error in comment
Repository:
rL LLVM
https://reviews.llvm.org/D26546
Files:
include/clang/Basic/BuiltinsPPC.def
lib/CodeGen/CGBuiltin.cpp
lib/Headers/altivec.h
test/CodeGen/builtins-ppc-p9vector.c
sfertile marked an inline comment as done.
sfertile added inline comments.
Comment at: lib/CodeGen/CGBuiltin.cpp:8185
+
+// Need to cast the second argument from a vector of cahr to a vector
+// of long long.
syzaara wrote:
> tiny comment, char is misspel
sfertile created this revision.
sfertile added reviewers: kbarton, amehsan, lei, jtony, syzaara, nemanjai,
echristo.
sfertile added a subscriber: cfe-commits.
Herald added a subscriber: mehdi_amini.
Adds three overloads of vec_absd to altivec .h, as well as matching PPC
specific builtins:
vect
sfertile created this revision.
sfertile added reviewers: kbarton, nemanjai, amehsan, syzaara, jtony, lei.
sfertile added subscribers: cfe-commits, echristo.
sfertile set the repository for this revision to rL LLVM.
Add support in altivec.h for the following functions, as well as matching
builtin
sfertile added inline comments.
Comment at: lib/Headers/altivec.h:15629
+#define vec_test_data_class(__a, __b) \
+_Generic((__a),\
+ vector float:
sfertile created this revision.
sfertile added reviewers: nemanjai, amehsan, kbarton, syzaara, jtony, lei.
sfertile added subscribers: cfe-commits, echristo.
sfertile set the repository for this revision to rL LLVM.
Change adds 2 functions to altivec.h
vector float vec_extract_fp32_from_shorth (v
sfertile created this revision.
sfertile added reviewers: amehsan, kbarton, nemanjai, jtony, syzaara, lei.
sfertile added subscribers: cfe-commits, echristo.
sfertile set the repository for this revision to rL LLVM.
Add macros that implement the vec_extract4b and vec_insert4b functionality.
vecto
sfertile added a comment.
Comment at: include/clang/Basic/BuiltinsPPC.def:385-388
+BUILTIN(__builtin_altivec_vrlwmi, "V4UiV4UiV4UiV4Ui", "")
+BUILTIN(__builtin_altivec_vrldmi, "V2ULLiV2ULLiV2ULLiV2ULLi", "")
+BUILTIN(__builtin_altivec_vrlwnm, "V4UiV4UiV4Ui", "")
+BUILTIN(__bui
Author: sfertile
Date: Mon Nov 14 08:43:27 2016
New Revision: 286830
URL: http://llvm.org/viewvc/llvm-project?rev=286830&view=rev
Log:
[PPC] add extract sig/exp test data class for vec float and vec double.
Add vector extract exponent/significand functions to altivec.h, as well as
functions (an
sfertile closed this revision.
sfertile added a comment.
committed https://reviews.llvm.org/rL286830
Repository:
rL LLVM
https://reviews.llvm.org/D26271
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
http://lists.llvm.org/cgi-bin/mailman
Author: sfertile
Date: Mon Nov 14 12:47:15 2016
New Revision: 286863
URL: http://llvm.org/viewvc/llvm-project?rev=286863&view=rev
Log:
[PPC] altivec.h functions for converting half precision to single precision.
Adds 2 vector functions for converting from a vector of unsigned short to a
vector of
This revision was automatically updated to reflect the committed changes.
Closed by commit rL286863: [PPC] altivec.h functions for converting half
precision to single precision. (authored by sfertile).
Changed prior to commit:
https://reviews.llvm.org/D26534?vs=77581&id=77842#toc
Repository:
@@ -6141,24 +6141,23 @@ void PPCDAGToDAGISel::Select(SDNode *N) {
assert((isPPC64 || (isAIXABI && !isPPC64)) && "We are dealing with 64-bit"
" ELF/AIX or 32-bit AIX in the following.");
-// Transforms the ISD::TOC_ENTRY node for 32-bit AIX large code model m
@@ -1292,8 +1291,9 @@ void PPCAsmPrinter::emitInstruction(const MachineInstr
*MI) {
unsigned Op = MI->getOpcode();
-// Change the opcode to load address for tocdata
-TmpInst.setOpcode(Op == PPC::ADDItocL8 ? PPC::ADDI8 : PPC::LA);
+// Change the opcode to load
@@ -6141,24 +6141,23 @@ void PPCDAGToDAGISel::Select(SDNode *N) {
assert((isPPC64 || (isAIXABI && !isPPC64)) && "We are dealing with 64-bit"
" ELF/AIX or 32-bit AIX in the following.");
-// Transforms the ISD::TOC_ENTRY node for 32-bit AIX large code model m
https://github.com/mandlebug created
https://github.com/llvm/llvm-project/pull/139607
Test was running both -mcpu=pwrN and -mcpu=powerN compile steps for power N =
8, 9 and 10. Reduce to one run step for each form using power8 for one instance
and power 10 for the other.
>From 5c551ba6ab687db
https://github.com/mandlebug created
https://github.com/llvm/llvm-project/pull/139619
The instructions are not supported on either 32-bit ELF (due to no redzone) or
32-bit AIX due to the instructions always using the full 64-bit width of the
register inputs.
>From 6f089b31986290495a452d71fe24
@@ -1,20 +1,10 @@
// RUN: not %clang -target powerpc64le-unknown-linux-gnu -fsyntax-only \
// RUN: -mcpu=pwr10 -mrop-protect %s 2>&1 | FileCheck %s
--check-prefix=HASROP
// RUN: not %clang -target powerpc64le-unknown-linux-gnu -fsyntax-only \
-// RUN: -mcpu=power10 -mrop-p
@@ -1,20 +1,10 @@
// RUN: not %clang -target powerpc64le-unknown-linux-gnu -fsyntax-only \
// RUN: -mcpu=pwr10 -mrop-protect %s 2>&1 | FileCheck %s
--check-prefix=HASROP
// RUN: not %clang -target powerpc64le-unknown-linux-gnu -fsyntax-only \
-// RUN: -mcpu=power10 -mrop-p
https://github.com/mandlebug created
https://github.com/llvm/llvm-project/pull/139947
Disables -mrop-protect option for the elfv1 ABI. Tests both a target where this
ABI is the default and a target where we explicitly have to set the ABI to
elfv1.
>From 21bbe51434af58e9a37e74a457a871ffb2e64d0
https://github.com/mandlebug closed
https://github.com/llvm/llvm-project/pull/139619
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/mandlebug closed
https://github.com/llvm/llvm-project/pull/139607
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
41 matches
Mail list logo
