jwnrt wrote:
CC @benshi001
To be 100% honest I haven't tested this on AVR silicon yet. My motivation for
the change is to allow for non-zero data address spaces in Rust which parses
these LLVM address spaces, but would then use both 64-bit and 16-bit pointers
for AVR. Apologies if this is bad
jwnrt wrote:
Sorry for the long delay.
I think you're right that there's no difference to the RTL. I need to test this
properly and learn more about address spaces. In particular, I think address
space zero has some special casing around it being the generic / fallback
address space that inte
https://github.com/jwnrt converted_to_draft
https://github.com/llvm/llvm-project/pull/134254
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/jwnrt created
https://github.com/llvm/llvm-project/pull/134254
AVR uses separate address spaces for data (0) and program (1) memory, however
pointer layout is only defined for address space 0 in the data layout string.
The `p[n]` directive defines pointer layouts where `n` d
