https://github.com/kartcq updated
https://github.com/llvm/llvm-project/pull/75141
>From 98745d850c588eaf9b5d2ac6f71c79873107501f Mon Sep 17 00:00:00 2001
From: kartcq
Date: Mon, 11 Dec 2023 05:22:33 -0800
Subject: [PATCH 1/4] [polly][ScheduleOptimizer] Bail out on exceeding Schedule
compute's
https://github.com/changkhothuychung created
https://github.com/llvm/llvm-project/pull/75902
Created a PR to fix issue #71675
>From 0eb58740f33f2eef29c28e43e78118f9f0eea4b4 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E2=80=9CNhat?= <“nhat7...@gmail.com”>
Date: Tue, 19 Dec 2023 00:03:28 -0800
Subj
https://github.com/tstellar created
https://github.com/llvm/llvm-project/pull/75903
You can now pass the -use-cmake-cache option to test-release.sh and it will use
a predefined cache file for building the release. This will make it easier to
reproduce the builds and add other enhancements lik
llvmbot wrote:
@llvm/pr-subscribers-clang
Author: Nhat Nguyen (changkhothuychung)
Changes
Created a PR to fix issue #71675
---
Full diff: https://github.com/llvm/llvm-project/pull/75902.diff
1 Files Affected:
- (modified) clang/lib/Sema/SemaDeclCXX.cpp (+3)
``diff
diff --gi
llvmbot wrote:
@llvm/pr-subscribers-github-workflow
Author: Tom Stellard (tstellar)
Changes
You can now pass the -use-cmake-cache option to test-release.sh and it will use
a predefined cache file for building the release. This will make it easier to
reproduce the builds and add other en
kartcq wrote:
Thanks for your comments @efriedma-quic
**> The isl_options_set_on_error thing still seems like an issue; there's a
path to restore on_error, but it doesn't run if the quota is hit.**
Your concern makes sense. I have removed the early return there.
**> Do we actually need to exp
https://github.com/MichaelLettrich updated
https://github.com/llvm/llvm-project/pull/75457
>From d8792b4cd884b7c79254db6eff104ebdbfbbe6ce Mon Sep 17 00:00:00 2001
From: Michael Lettrich
Date: Thu, 14 Dec 2023 11:31:28 +0100
Subject: [PATCH] Allow to pass config file to clang-tidy-diff
Adds
https://github.com/MichaelLettrich updated
https://github.com/llvm/llvm-project/pull/75457
>From e099795e909b85c5a99f3f8464e93d98da75fbb5 Mon Sep 17 00:00:00 2001
From: Michael Lettrich
Date: Thu, 14 Dec 2023 11:31:28 +0100
Subject: [PATCH] Allow to pass config file to clang-tidy-diff
Adds
https://github.com/hokein created
https://github.com/llvm/llvm-project/pull/75904
Running clang tools on a single file can be slow. It is even worse when running
multiple files, to improve the user experience, we print the processing status.
>From 35ca8fc22fd64c2e6513fa790215f72947852dd1 Mon S
llvmbot wrote:
@llvm/pr-subscribers-clang
Author: Haojian Wu (hokein)
Changes
Running clang tools on a single file can be slow. It is even worse when running
multiple files, to improve the user experience, we print the processing status.
---
Full diff: https://github.com/llvm/llvm-projec
https://github.com/MichaelLettrich updated
https://github.com/llvm/llvm-project/pull/75457
>From 4a33210fc3b0b6f6dc8152cea86c8ecc2c46fa0c Mon Sep 17 00:00:00 2001
From: Michael Lettrich
Date: Thu, 14 Dec 2023 11:31:28 +0100
Subject: [PATCH] Allow to pass config file to clang-tidy-diff
Adds
@@ -128,6 +128,11 @@ Improvements to clang-tidy
as a value for `-export-fixes` to export individual yaml files for each
compilation unit.
+- Improved :program:`clang-tidy-diff.py` script. It now accepts a
`-config-file` option
MichaelLettrich wrote:
Hope
https://github.com/banach-space updated
https://github.com/llvm/llvm-project/pull/74377
From 3e77fdd1318c4ea58534a2c1a28ff5e9414b6809 Mon Sep 17 00:00:00 2001
From: Andrzej Warzynski
Date: Sat, 2 Dec 2023 14:01:02 +
Subject: [PATCH 1/4] [flang][driver] Rename `flang-new` as `flang`
This pa
https://github.com/HighCommander4 approved this pull request.
LGTM, thanks for the fix and test!
https://github.com/llvm/llvm-project/pull/75753
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe
banach-space wrote:
> It appears this PR now has conflicts that need resolving...
Thanks, I've just rebased this branch, so that should be resolved.
https://github.com/llvm/llvm-project/pull/74377
___
cfe-commits mailing list
cfe-commits@lists.llvm.or
Author: Dmitry Polukhin
Date: 2023-12-19T03:25:48-05:00
New Revision: 73cf485151190fc61bf3cff996fe8ee3eea3a257
URL:
https://github.com/llvm/llvm-project/commit/73cf485151190fc61bf3cff996fe8ee3eea3a257
DIFF:
https://github.com/llvm/llvm-project/commit/73cf485151190fc61bf3cff996fe8ee3eea3a257.dif
https://github.com/HighCommander4 closed
https://github.com/llvm/llvm-project/pull/75753
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/petrhosek approved this pull request.
Out of curiosity, what's the reason for using 3-stage (rather than 2-stage)
build?
https://github.com/llvm/llvm-project/pull/75903
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https:/
tstellar wrote:
> Out of curiosity, what's the reason for using 3-stage (rather than 2-stage)
> build?
I'm trying to replicate what the script currently does which is a 3-stage
build. I also want to add in PGO in the future, which would require 3 stages.
https://github.com/llvm/llvm-project/
balazske wrote:
>
> Is import of `Callable` should be failed? I compiled this code
>
> ```c++
> struct S;
> template
> using Callable = S;
> template
> using Callable = S;
> ```
>
> and clang report an error.
Yes the test was not exact, with the new code this import should fail.
https://gi
banach-space wrote:
> I see. So Fortran and C interoperability of F2003/F2008 is not supported yet
> in Flang?
That's not really what I had in mind. It worked for you so everything that's
needed is there, but no upstream testing indicates that you might be the first
person trying it. And tha
https://github.com/hokein edited https://github.com/llvm/llvm-project/pull/75779
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
hokein wrote:
> Can you please update your summary to explain the problem and how the fix
> addresses the problem.
>
> This is usually what goes into the git log and we want those to be as
> descriptive as possible but also it help code reviewers to understand what
> they are reviewing quicke
Author: Timm Bäder
Date: 2023-12-19T09:46:06+01:00
New Revision: 258c2ae9dfc8a16c837975efdaad7aeaa1e647be
URL:
https://github.com/llvm/llvm-project/commit/258c2ae9dfc8a16c837975efdaad7aeaa1e647be
DIFF:
https://github.com/llvm/llvm-project/commit/258c2ae9dfc8a16c837975efdaad7aeaa1e647be.diff
LO
Author: Timm Bäder
Date: 2023-12-19T09:46:06+01:00
New Revision: 42e5214a9b6f1bc2fbed283f7adb30f733b5a351
URL:
https://github.com/llvm/llvm-project/commit/42e5214a9b6f1bc2fbed283f7adb30f733b5a351
DIFF:
https://github.com/llvm/llvm-project/commit/42e5214a9b6f1bc2fbed283f7adb30f733b5a351.diff
LO
Author: Timm Bäder
Date: 2023-12-19T09:46:06+01:00
New Revision: b0ac829d7180e1d669ae218fef8d3f4da70394ed
URL:
https://github.com/llvm/llvm-project/commit/b0ac829d7180e1d669ae218fef8d3f4da70394ed
DIFF:
https://github.com/llvm/llvm-project/commit/b0ac829d7180e1d669ae218fef8d3f4da70394ed.diff
LO
@@ -1977,6 +1977,22 @@ static bool
IsStructurallyEquivalent(StructuralEquivalenceContext &Context,
D2->getTemplatedDecl()->getType());
}
+static bool IsStructurallyEquivalent(StructuralEquivalenceContext &Context,
+
https://github.com/hokein updated
https://github.com/llvm/llvm-project/pull/75779
>From 163a43a3c62964a6010dd57aa2670e7629c0a847 Mon Sep 17 00:00:00 2001
From: Haojian Wu
Date: Mon, 18 Dec 2023 10:41:45 +0100
Subject: [PATCH] [clang] Fix CTAD not work for C++ explicit type conversion
(function
https://github.com/hokein updated
https://github.com/llvm/llvm-project/pull/75779
>From 163a43a3c62964a6010dd57aa2670e7629c0a847 Mon Sep 17 00:00:00 2001
From: Haojian Wu
Date: Mon, 18 Dec 2023 10:41:45 +0100
Subject: [PATCH 1/2] [clang] Fix CTAD not work for C++ explicit type
conversion (func
https://github.com/petrhosek approved this pull request.
https://github.com/llvm/llvm-project/pull/75646
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/ChuanqiXu9 created
https://github.com/llvm/llvm-project/pull/75912
Close https://github.com/llvm/llvm-project/issues/70585 and reflect
https://github.com/itanium-cxx-abi/cxx-abi/issues/170.
The significant change of the patch is: for dynamic classes attached to module
units
llvmbot wrote:
@llvm/pr-subscribers-clang-modules
Author: Chuanqi Xu (ChuanqiXu9)
Changes
Close https://github.com/llvm/llvm-project/issues/70585 and reflect
https://github.com/itanium-cxx-abi/cxx-abi/issues/170.
The significant change of the patch is: for dynamic classes attached to mod
https://github.com/Radu2k updated
https://github.com/llvm/llvm-project/pull/75598
>From 6180787f9bc9449ce90999c3c5f9c96cfd057a50 Mon Sep 17 00:00:00 2001
From: Radu2k
Date: Fri, 15 Dec 2023 12:11:04 +
Subject: [PATCH 1/2] Enable and test 'rdynamic' flag
---
clang/include/clang/Driver/Opti
https://github.com/ChuanqiXu9 updated
https://github.com/llvm/llvm-project/pull/75912
>From 64296827cbba26fba0b5c0d2a6edfd966394cabc Mon Sep 17 00:00:00 2001
From: Chuanqi Xu
Date: Tue, 19 Dec 2023 17:00:59 +0800
Subject: [PATCH] [C++20] [Modules] [Itanium ABI] Generate the vtable in the
modul
jayfoad wrote:
> Use PoisonValue instead of nullptr for load memop as a Value.
What is the effect of that? I thought nullptr was supposed to represent an
unknown value, so you have to conservatively assume it might alias with
anything.
https://github.com/llvm/llvm-project/pull/75247
_
https://github.com/cor3ntin created
https://github.com/llvm/llvm-project/pull/75913
Fixes #75732
>From ba38db9f60f8a22e2a08f866e3540527131e16fb Mon Sep 17 00:00:00 2001
From: Corentin Jabot
Date: Tue, 19 Dec 2023 09:53:38 +0100
Subject: [PATCH] [Clang] Fix a crash when incorrectly calling an e
llvmbot wrote:
@llvm/pr-subscribers-clang
Author: cor3ntin (cor3ntin)
Changes
Fixes #75732
---
Full diff: https://github.com/llvm/llvm-project/pull/75913.diff
2 Files Affected:
- (modified) clang/lib/Sema/SemaExprMember.cpp (+2)
- (modified) clang/test/SemaCXX/cxx2b-deducing-this.cpp
https://github.com/hokein edited https://github.com/llvm/llvm-project/pull/72428
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/hokein updated
https://github.com/llvm/llvm-project/pull/72428
>From e182e764778eb137f465812270fcdf03d0fe2da1 Mon Sep 17 00:00:00 2001
From: Haojian Wu
Date: Wed, 15 Nov 2023 20:31:12 +0100
Subject: [PATCH 1/3] [clang][AST] Invalidate DecompositionDecl if it has
invalid init
hokein wrote:
> We need a release note and please add a more detailed summary. A description
> of the problem being solved and the solution to the fix provides.
Done.
https://github.com/llvm/llvm-project/pull/72428
___
cfe-commits mailing list
cfe-c
Author: Timm Bäder
Date: 2023-12-19T10:19:52+01:00
New Revision: 17fa04e32f8f7e7b65363dad0bc64d058030ef7c
URL:
https://github.com/llvm/llvm-project/commit/17fa04e32f8f7e7b65363dad0bc64d058030ef7c
DIFF:
https://github.com/llvm/llvm-project/commit/17fa04e32f8f7e7b65363dad0bc64d058030ef7c.diff
LO
petrhosek wrote:
I don't think it's very clear from `-f[no-]visibility-global-new-delete` what
the option does. How about `-f[no-]visibility-attribute-global-new-delete`?
https://github.com/llvm/llvm-project/pull/75364
___
cfe-commits mailing list
cfe
https://github.com/jcsxky updated
https://github.com/llvm/llvm-project/pull/74919
>From 583cbd47533ff1aa71874c502affc44ce5b5c107 Mon Sep 17 00:00:00 2001
From: huqizhi
Date: Sat, 9 Dec 2023 12:00:02 +0800
Subject: [PATCH] [clang][ASTImporter] skip TemplateTypeParmDecl in
VisitTypeAliasTemplate
mjklemm wrote:
> I see. So Fortran and C interoperability of F2003/F2008 is not supported yet
> in Flang?
It's rather untested and I'm working hard to get it fixed, so that we have
well-defined behavior that is similar to other Fortran compilers like ifx and
gfortran.
> Those ~100ish regres
jayfoad wrote:
How does this work in a case like this?
```
call void @llvm.amdgcn.raw.buffer.load.lds(<4 x i32> %rsrc, ptr addrspace(3)
@lds.3, i32 4, i32 0, i32 0, i32 0, i32 0)
call void @llvm.amdgcn.raw.buffer.load.lds(<4 x i32> %rsrc, ptr addrspace(3)
%ptr, i32 4, i32 0, i32 0, i32 0, i32 0
@@ -253,6 +253,8 @@ static void diagnoseInstanceReference(Sema &SemaRef,
SemaRef.Diag(Loc, diag::err_member_call_without_object)
<< Range << /*static*/ 0;
else {
+if (auto *Tpl = dyn_cast(Rep))
+ Rep = Tpl->getTemplatedDecl();
const auto *Callee = dy
Author: Timm Bäder
Date: 2023-12-19T10:54:58+01:00
New Revision: c52a46a53b4845c92d60b21e3cf1d979273eb20f
URL:
https://github.com/llvm/llvm-project/commit/c52a46a53b4845c92d60b21e3cf1d979273eb20f
DIFF:
https://github.com/llvm/llvm-project/commit/c52a46a53b4845c92d60b21e3cf1d979273eb20f.diff
LO
@@ -315,6 +315,219 @@ let TargetGuard = "sme2" in {
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmops_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
}
+// FMLA/FMLS
+let TargetGuard = "sme2" in {
+ def SVMLA_MULTI_VG
@@ -315,6 +315,219 @@ let TargetGuard = "sme2" in {
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmops_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
}
+// FMLA/FMLS
+let TargetGuard = "sme2" in {
+ def SVMLA_MULTI_VG
@@ -315,6 +315,219 @@ let TargetGuard = "sme2" in {
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmops_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
}
+// FMLA/FMLS
+let TargetGuard = "sme2" in {
+ def SVMLA_MULTI_VG
@@ -315,6 +315,219 @@ let TargetGuard = "sme2" in {
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmops_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
}
+// FMLA/FMLS
+let TargetGuard = "sme2" in {
+ def SVMLA_MULTI_VG
@@ -315,6 +315,219 @@ let TargetGuard = "sme2" in {
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmops_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
}
+// FMLA/FMLS
+let TargetGuard = "sme2" in {
+ def SVMLA_MULTI_VG
@@ -315,6 +315,219 @@ let TargetGuard = "sme2" in {
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmops_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
}
+// FMLA/FMLS
+let TargetGuard = "sme2" in {
+ def SVMLA_MULTI_VG
rampitec wrote:
> How does this work in a case like this?
>
> ```
> call void @llvm.amdgcn.raw.buffer.load.lds(<4 x i32> %rsrc, ptr addrspace(3)
> @lds.3, i32 4, i32 0, i32 0, i32 0, i32 0)
> call void @llvm.amdgcn.raw.buffer.load.lds(<4 x i32> %rsrc, ptr addrspace(3)
> %ptr, i32 4, i32 0, i32
https://github.com/cor3ntin updated
https://github.com/llvm/llvm-project/pull/75913
>From ba38db9f60f8a22e2a08f866e3540527131e16fb Mon Sep 17 00:00:00 2001
From: Corentin Jabot
Date: Tue, 19 Dec 2023 09:53:38 +0100
Subject: [PATCH 1/2] [Clang] Fix a crash when incorrectly calling an explicit
o
https://github.com/mariusz-sikora-at-amd created
https://github.com/llvm/llvm-project/pull/75917
- image_atomic_pk_add_f16
- image_atomic_pk_add_bf16
- ds_pk_add_bf16
- ds_pk_add_f16
- ds_pk_add_rtn_bf16
- ds_pk_add_rtn_f16
- flat_atomic_pk_add_f16
- flat_atomic_pk_add_bf16
- global_atomic_pk_ad
llvmbot wrote:
@llvm/pr-subscribers-backend-amdgpu
Author: Mariusz Sikora (mariusz-sikora-at-amd)
Changes
- image_atomic_pk_add_f16
- image_atomic_pk_add_bf16
- ds_pk_add_bf16
- ds_pk_add_f16
- ds_pk_add_rtn_bf16
- ds_pk_add_rtn_f16
- flat_atomic_pk_add_f16
- flat_atomic_pk_add_bf16
- glob
llvmbot wrote:
@llvm/pr-subscribers-mc
Author: Mariusz Sikora (mariusz-sikora-at-amd)
Changes
- image_atomic_pk_add_f16
- image_atomic_pk_add_bf16
- ds_pk_add_bf16
- ds_pk_add_f16
- ds_pk_add_rtn_bf16
- ds_pk_add_rtn_f16
- flat_atomic_pk_add_f16
- flat_atomic_pk_add_bf16
- global_atomic_pk
https://github.com/arsenm commented:
Seems to be missing atomicrmw fadd support?
https://github.com/llvm/llvm-project/pull/75917
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/arsenm edited https://github.com/llvm/llvm-project/pull/75917
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -0,0 +1,92 @@
+// RUN: %clang_cc1 -O0 -cl-std=CL2.0 -triple amdgcn-amd-amdhsa -target-cpu
gfx1200 \
+// RUN: %s -S -emit-llvm -o - | FileCheck %s
+
+// RUN: %clang_cc1 -O0 -cl-std=CL2.0 -triple amdgcn-amd-amdhsa -target-cpu
gfx1200 \
+// RUN: -S -o - %s | FileCheck -check
@@ -1368,6 +1391,28 @@ def int_amdgcn_struct_ptr_buffer_atomic_cmpswap :
Intrinsic<
// gfx908 intrinsic
def int_amdgcn_struct_buffer_atomic_fadd :
AMDGPUStructBufferAtomic;
def int_amdgcn_struct_ptr_buffer_atomic_fadd :
AMDGPUStructPtrBufferAtomic;
+// gfx12 intrinsic
+def i
@@ -0,0 +1,92 @@
+// RUN: %clang_cc1 -O0 -cl-std=CL2.0 -triple amdgcn-amd-amdhsa -target-cpu
gfx1200 \
+// RUN: %s -S -emit-llvm -o - | FileCheck %s
+
+// RUN: %clang_cc1 -O0 -cl-std=CL2.0 -triple amdgcn-amd-amdhsa -target-cpu
gfx1200 \
arsenm wrote:
Don't se
jayfoad wrote:
> > How does this work in a case like this?
> > ```
> > call void @llvm.amdgcn.raw.buffer.load.lds(<4 x i32> %rsrc, ptr
> > addrspace(3) @lds.3, i32 4, i32 0, i32 0, i32 0, i32 0)
> > call void @llvm.amdgcn.raw.buffer.load.lds(<4 x i32> %rsrc, ptr
> > addrspace(3) %ptr, i32 4, i3
@@ -313,6 +313,72 @@ let TargetGuard = "sme2" in {
def SVBMOPA : Inst<"svbmopa_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmopa_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNo
@@ -313,6 +313,72 @@ let TargetGuard = "sme2" in {
def SVBMOPA : Inst<"svbmopa_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmopa_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNo
@@ -313,6 +313,72 @@ let TargetGuard = "sme2" in {
def SVBMOPA : Inst<"svbmopa_za32[_{d}]_m", "viPPdd", "iUi", MergeNone,
"aarch64_sme_bmopa_za32", [IsSharedZA, IsStreaming], [ImmCheck<0,
ImmCheck0_3>]>;
def SVBMOPS : Inst<"svbmops_za32[_{d}]_m", "viPPdd", "iUi", MergeNo
@@ -17,6 +17,7 @@
#include "clang/Driver/Driver.h"
#include "llvm/ADT/STLExtras.h"
#include "llvm/ADT/SmallString.h"
+#include "llvm/Config/config.h"
nikic wrote:
This is a private LLVM header, see the comment at the top of the file. It
cannot be included in
https://github.com/madanial0 created
https://github.com/llvm/llvm-project/pull/75921
Add fortran runtime libraries to flang-new on AIX
>From 08757c1fe91bb849699bddfa3543cc230e0012d9 Mon Sep 17 00:00:00 2001
From: Mark Danial
Date: Tue, 19 Dec 2023 05:43:44 -0500
Subject: [PATCH] [Flang] Add fo
llvmbot wrote:
@llvm/pr-subscribers-clang
Author: None (madanial0)
Changes
Add fortran runtime libraries to flang-new on AIX
---
Full diff: https://github.com/llvm/llvm-project/pull/75921.diff
1 Files Affected:
- (modified) clang/lib/Driver/ToolChains/AIX.cpp (+6)
``diff
dif
@@ -10570,6 +10570,26 @@ Value
*CodeGenFunction::EmitAArch64BuiltinExpr(unsigned BuiltinID,
return Builder.CreateCall(F, llvm::ConstantInt::get(Int32Ty, HintID));
}
+ if (BuiltinID == clang::AArch64::BI__builtin_arm_get_sme_state) {
+// Create call to __arm_sme_sta
@@ -1600,6 +1600,25 @@ void SVEEmitter::createSMEHeader(raw_ostream &OS) {
OS << "extern \"C\" {\n";
OS << "#endif\n\n";
+ OS << "void __arm_za_disable(void) __arm_streaming_compatible;\n\n";
+
+ OS << "__ai bool __arm_has_sme(void) __arm_streaming_compatible {\n";
+ OS
@@ -0,0 +1,17 @@
+// RUN: %clang_cc1 -fsyntax-only -verify -Wswitch-default %s
+
+int f1(int a) {
+ switch (a) {// expected-warning {{'switch' missing 'default'
label}}
+case 1: a++; break;
+case 2: a += 2; break;
+ }
+ return a;
+}
don
https://github.com/dongjianqiang2 approved this pull request.
LGTM
https://github.com/llvm/llvm-project/pull/75900
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -10570,6 +10570,26 @@ Value
*CodeGenFunction::EmitAArch64BuiltinExpr(unsigned BuiltinID,
return Builder.CreateCall(F, llvm::ConstantInt::get(Int32Ty, HintID));
}
+ if (BuiltinID == clang::AArch64::BI__builtin_arm_get_sme_state) {
+// Create call to __arm_sme_sta
@@ -1600,6 +1600,25 @@ void SVEEmitter::createSMEHeader(raw_ostream &OS) {
OS << "extern \"C\" {\n";
OS << "#endif\n\n";
+ OS << "void __arm_za_disable(void) __arm_streaming_compatible;\n\n";
+
+ OS << "__ai bool __arm_has_sme(void) __arm_streaming_compatible {\n";
+ OS
JohelEGP wrote:
> Thanks, I have updated the description with more details.
If it has to appear in the git log, it has to be added to the commit message.
GitHub is separate from Git, so updating the opening comment of the PR won't be
visible through `git`.
https://github.com/llvm/llvm-project/
https://github.com/xu-chiheng edited
https://github.com/llvm/llvm-project/pull/74936
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/xu-chiheng edited
https://github.com/llvm/llvm-project/pull/74984
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
https://github.com/momchil-velikov updated
https://github.com/llvm/llvm-project/pull/75596
>From 04a03eae3fcbdd57257ce3867615ec6be9d84e53 Mon Sep 17 00:00:00 2001
From: Momchil Velikov
Date: Fri, 15 Dec 2023 12:18:53 +
Subject: [PATCH 1/2] [AArch64] Update target feature requirements of SVE
momchil-velikov wrote:
Rebased the clear the test run.
https://github.com/llvm/llvm-project/pull/75596
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -5050,6 +5050,59 @@ TEST_P(ImportFriendClasses, RecordVarTemplateDecl) {
EXPECT_EQ(ToTUX, ToX);
}
+TEST_P(ASTImporterOptionSpecificTestBase, VarTemplateDeclConflict) {
+ getToTuDecl(
+ R"(
+ template
+ constexpr int X = 1;
+ )",
+ Lang_CXX14);
+
mathstuf wrote:
> Since there is no meaningful review opinions here, let's continue it in a new
> and clean PR: https://github.com/llvm/llvm-project/pull/75894
Note that this leaves behind all who have hit "Subscribe" on this PR to keep
tabs on things (I wish Github provided a way to mark-as-d
ChuanqiXu9 wrote:
> > Since there is no meaningful review opinions here, let's continue it in a
> > new and clean PR: #75894
>
> Note that this leaves behind all who have hit "Subscribe" on this PR to keep
> tabs on things (I wish Github provided a way to mark-as-duplicate and merge
> the sub
RKSimon wrote:
@MaxEW707 If you pull out the adcintrin.h change into a separate PR we can fast
track it as it should be done anyhow
https://github.com/llvm/llvm-project/pull/75711
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.l
@@ -38,6 +38,7 @@ CODEGENOPT(Underscoring, 1, 1)
ENUM_CODEGENOPT(RelocationModel, llvm::Reloc::Model, 3, llvm::Reloc::PIC_)
///< Name of the relocation model to use.
ENUM_CODEGENOPT(DebugInfo, llvm::codegenoptions::DebugInfoKind, 4,
llvm::codegenoptions::NoDebugInfo) ///< Le
@@ -245,6 +245,24 @@ static void
parseCodeGenArgs(Fortran::frontend::CodeGenOptions &opts,
opts.AliasAnalysis = opts.OptimizationLevel > 0;
+ if (const llvm::opt::Arg *a =
+ args.getLastArg(clang::driver::options::OPT_mframe_pointer_EQ)) {
+llvm::StringRef s
@@ -0,0 +1,62 @@
+//===- FunctionAttr.cpp -===//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM
Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Apache
@@ -349,4 +349,23 @@ def VScaleAttr : Pass<"vscale-attr", "mlir::func::FuncOp">
{
let constructor = "::fir::createVScaleAttrPass()";
}
+def FunctionAttr : Pass<"function-attr", "mlir::func::FuncOp"> {
+ let summary = "This is a generic pass that adds function attributes th
@@ -1125,6 +1130,19 @@ Register SparcTargetLowering::getRegisterByName(const
char* RegName, LLT VT,
.Case("g4", SP::G4).Case("g5", SP::G5).Case("g6", SP::G6).Case("g7",
SP::G7)
.Default(0);
+ const SparcRegisterInfo *MRI = Subtarget->getRegisterInfo();
+ unsigned D
@@ -1125,6 +1130,19 @@ Register SparcTargetLowering::getRegisterByName(const
char* RegName, LLT VT,
.Case("g4", SP::G4).Case("g5", SP::G5).Case("g6", SP::G6).Case("g7",
SP::G7)
.Default(0);
+ const SparcRegisterInfo *MRI = Subtarget->getRegisterInfo();
-
@@ -1125,6 +1130,19 @@ Register SparcTargetLowering::getRegisterByName(const
char* RegName, LLT VT,
.Case("g4", SP::G4).Case("g5", SP::G5).Case("g6", SP::G6).Case("g7",
SP::G7)
.Default(0);
+ const SparcRegisterInfo *MRI = Subtarget->getRegisterInfo();
+ unsigned D
@@ -5730,6 +5730,18 @@ def mvis3 : Flag<["-"], "mvis3">,
Group;
def mno_vis3 : Flag<["-"], "mno-vis3">, Group;
def mhard_quad_float : Flag<["-"], "mhard-quad-float">,
Group;
def msoft_quad_float : Flag<["-"], "msoft-quad-float">,
Group;
+foreach i = {1-7} in
@@ -98,9 +98,52 @@ BitVector SparcRegisterInfo::getReservedRegs(const
MachineFunction &MF) const {
for (unsigned n = 0; n < 31; n++)
Reserved.set(SP::ASR1 + n);
+ for (size_t i = 0; i < SP::IntRegsRegClass.getNumRegs() / 4; ++i) {
+// Mark both single register and
https://github.com/jeanPerier commented:
Thanks for the update, please take care of Kiran's comments. LGTM otherwise.
https://github.com/llvm/llvm-project/pull/74598
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin
https://github.com/davemgreen edited
https://github.com/llvm/llvm-project/pull/72273
___
cfe-commits mailing list
cfe-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/cfe-commits
@@ -0,0 +1,816 @@
+//===- AArch64LoopIdiomTransform.cpp - Loop idiom recognition
-===//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM
Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Ap
@@ -0,0 +1,816 @@
+//===- AArch64LoopIdiomTransform.cpp - Loop idiom recognition
-===//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM
Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Ap
https://github.com/davemgreen commented:
Thanks. I think it is worth trying to get this in. I already see it triggering
in a number of places, it might be worth working on making it a little more
generic in followup patches if we can, but there is already quite a bit going
on.
https://github.
@@ -0,0 +1,816 @@
+//===- AArch64LoopIdiomTransform.cpp - Loop idiom recognition
-===//
+//
+// Part of the LLVM Project, under the Apache License v2.0 with LLVM
Exceptions.
+// See https://llvm.org/LICENSE.txt for license information.
+// SPDX-License-Identifier: Ap
1 - 100 of 475 matches
Mail list logo
