My own deep desire is to somehow achieve very high framerate video, on
a 2ms boundary (eg, 500 frames/sec). Scan line style output is fine,
but some level of scan line compression probably helpful.
Getting that right is the last major requirement to finally build my
old jamaphone concept. 16ms fra
These are ASICs, not fpgas. Presumably they are manufactured on Intel fabs
using Intel processes, after designing them.
The overview references RTL design specs. Now Verilog and VHDL can speciry RTL
designs (but are a bit more general).
Also, the I/O pins seem to be a bit more specialized th
Got no idea how these really differ from fpgas. Do like the number of
gates tho. quad core 64bit arm also. Anyone seen the design tools?
https://www.intel.com/content/www/us/en/products/programmable/asic/easic-devices/n5x.html
--
"For a successful technology, reality must take precedence over pu
