To make code more clean and readable by moving ASIC
specific code to its own file, more code sharing and
dropping unused code.
Change-Id: I6b299f9e98c7678b48281cbed9beb17b644bb4cc
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c | 213 -
drivers/gpu/drm
These APIs internally guard they will not break ARCTURUS.
Change-Id: Ib6775c1c8c5211ea45db6c3fb604a8279411ab37
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c | 38 +---
drivers/gpu/drm/amd/powerplay/arcturus_ppt.c | 8 ++---
2 files changed, 20 inserti
To fit common design. And this can simplify the buffer deallocation.
Change-Id: Iee682e76aadb5f34861d69d5794ced44f0a78789
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c | 330 ++---
drivers/gpu/drm/amd/powerplay/smu_v11_0.c | 105 ---
2 files changed
Since the structure comes with only several bytes.
Change-Id: Ie9df0db543fdd4cf5b963a286ef40dee03c436bf
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c | 3 ---
drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h | 2 +-
drivers/gpu/drm/amd/powerplay/smu_v11_0.c | 1
Eliminate the buffer allocation and drop the unnecessary
overdrive table uploading.
Change-Id: I8ba5383a330e6d5355cea219147500c1b4a43f47
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c| 2 +-
.../gpu/drm/amd/powerplay/inc/amdgpu_smu.h| 2 +-
drivers/gpu/drm/amd/
To avoid possible memory leak.
Change-Id: I4740eac7fc2c6e934ec8f503e5a98057f0902f4a
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c | 2 ++
drivers/gpu/drm/amd/powerplay/arcturus_ppt.c | 1 +
drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h | 1 +
drivers/gpu/drm/amd/
Combine and simplify the logics for setup pptable.
Change-Id: I062f15eab586050593afd960432c4c70fbdd5d41
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c| 17
drivers/gpu/drm/amd/powerplay/arcturus_ppt.c | 66 -
.../gpu/drm/amd/powerplay/inc/amdgpu_smu
Combine and simplify the logics for retrieving bootup
clocks.
Change-Id: Ifca28c454f3769dece0cc705ba054ff34db0ab60
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c| 4 -
drivers/gpu/drm/amd/powerplay/arcturus_ppt.c | 1 -
.../gpu/drm/amd/powerplay/inc/amdgpu_smu.h
Postpone some operations which are not must for hw setup to
late_init. Thus, code sharing is possible between hw_init/fini and
suspend/resume. Also this makes code more clean and readable.
Change-Id: Id3996fd9e2dbf2ff59d8a6032cc5f6730db1295c
Signed-off-by: Evan Quan
---
drivers/gpu/drm/amd/power
Abstract powergate_vcn/jpeg functions, using smu_dpm_set* to implement it.
Signed-off-by: Huang Rui
Reviewed-by: Kevin Wang
---
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c | 16
drivers/gpu/drm/amd/powerplay/inc/amdgpu_smu.h | 2 --
drivers/gpu/drm/amd/powerplay/renoir_ppt.
On Sun, May 31, 2020 at 9:46 AM Yurii Kolesnykov wrote:
>
> Originally reported by jghodd[1] in linux-drm-tip-git AUR package [2], also
> reported on drm/amd on Freedesktop GitLab [3].
>
> drivers/gpu/drm/amd/amdgpu/amdgpu_amdkfd_gpuvm.c: In function
> ‘amdgpu_amdkfd_gpuvm_free_memory_of_gpu’:
Add support for unique_id and serial_number, as these are now
the same value, and will be for future ASICs as well.
Signed-off-by: Kent Russell
Change-Id: I3b036a38b19cd84025399b0706b2dad9b7aff713
---
drivers/gpu/drm/amd/amdgpu/amdgpu_pm.c| 2 +-
drivers/gpu/drm/amd/powerplay/amdgpu_smu
Add the ReadSerial definitions for Arcturus to the arcturus_ppsmc.h
header for use with unique_id
Unrevert: Supported in SMU 54.23, update values to match SMU spec
Signed-off-by: Kent Russell
Reviewed-by: Alex Deucher
Change-Id: I9a70368ea65b898b3c26f0d57dc088f21dab9c53
---
drivers/gpu/drm/amd
On Mon, Jun 1, 2020 at 1:28 PM Kent Russell wrote:
>
> Add support for unique_id and serial_number, as these are now
> the same value, and will be for future ASICs as well.
>
> Signed-off-by: Kent Russell
> Change-Id: I3b036a38b19cd84025399b0706b2dad9b7aff713
> ---
> drivers/gpu/drm/amd/amdgpu/a
[AMD Public Use]
> -Original Message-
> From: Alex Deucher
> Sent: Monday, June 1, 2020 1:35 PM
> To: Russell, Kent
> Cc: amd-gfx list
> Subject: Re: [PATCH 2/2] drm/amdgpu: Add unique_id and serial_number for
> Arcturus
>
> On Mon, Jun 1, 2020 at 1:28 PM Kent Russell wrote:
> >
> >
From: Likun Gao
Add IP offset headers and state.
V2: squash in updates (Alex)
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/Makefile |2 +-
drivers/gpu/drm/amd/amdgpu/nv.c |3 +
drivers/gpu/drm/
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mmhub_v2_0.c | 71 -
1 file changed, 57 insertions(+), 14 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/mmhub_v2_0.c
b/drivers/gpu/dr
From: Likun Gao
Same as navi10.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
inde
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 10 ++
1 file changed, 10 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
b/drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c
index df2
Sienna Cichlid is a GPU from AMD. This patch set adds support for it
including power management, display, kfd, interrupts, gfx, multi-media,
etc. The new register headers are really big so I haven't sent them to
the list. You can view the new patches including the register headers
on the followi
From: Likun Gao
Same as Navi1x.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c
b/drivers/gpu/drm/amd/amdgpu/amdgpu_uco
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
b/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
index 2a2
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c | 49 +++---
drivers/gpu/drm/amd/amdgpu/nv.c| 1 +
2 files changed, 37 insertions(+), 13 deletions(-)
diff --git a/drivers/g
From: Likun Gao
Add support for GC 10.3.
v2: Squash in gb_addr_config fix (Alex)
v3: Add num_pkrs support (Alex)
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h | 1 +
drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 15 +
From: Likun Gao
Add common ip block for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nv.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/drivers/gpu/drm/amd/amdgpu/nv.c
From: Likun Gao
gpu info fw contains chip specific parameters.
v2: fix fw_name
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 6 +-
1 file changed, 5 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/
From: Likun Gao
GFX10.3 is used for sienna_cichlid.
v2: squash in BANK_SELECT and FRAGMENT_SIZE fixes (Alex)
v3: squash in smallk update (Alex)
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/Makefile | 2 +-
drivers/gpu/
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nv.c | 6 ++
1 file changed, 6 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/drivers/gpu/drm/amd/amdgpu/nv.c
index fd3b9e21a5bd..642d18e70860 1006
From: Likun Gao
Add irq src headers for additional SDMA blocks.
v2: Add missing licenses (Alex)
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
.../include/ivsrcid/sdma2/irqsrcs_sdma2_5_0.h | 45 +++
.../include/ivsrcid/sdma3/irqsrcs_sdma3
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_device.c | 1 +
include/drm/amd_asic_type.h| 1 +
2 files changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_device.c
b/
From: Likun Gao
Same as navi10.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c
b/drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c
i
From: Likun Gao
Sienna_Cichlid have 4 sdma controllers.
v2: add missing license to sdma_common.h (Alex)
v3: rebase (Alex)
v4: squash in policy fix (Alex)
v4: squash in fw_name fix
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/
From: Likun Gao
Enable PPT and TDC for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.
From: Likun Gao
Add gmc clockgating support for sienna_cichlid.
The athub version used for sienna_cichlid is v2.1.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gmc_v10_0.c | 11 +--
drivers/gpu/drm/amd/amdgpu/mmhub_v2
From: Likun Gao
Add function to get smu power index for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
.../drm/amd/powerplay/sienna_cichlid_ppt.c| 21 +++
.../drm/amd/powerplay/sienna_cichlid_ppt.h| 6 ++
2 file
From: Likun Gao
Update sienna_cichlid register configuration for sienna_cichlid
to match the update of header files.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 369 +++--
1 file changed, 278
From: Likun Gao
Enable FW DSTATE for sienna_cichlid.
Enable DF CSTATE for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/dr
From: Likun Gao
Skip ASD FW load for sienna_cichlid currently.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c | 2 +-
drivers/gpu/drm/amd/amdgpu/psp_v11_0.c | 8 +---
2 files changed, 6 insertions(+), 4 deletio
From: Likun Gao
Update IH handling for sienna_cichlid
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/navi10_ih.c | 21 +
drivers/gpu/drm/amd/amdgpu/nv.c| 1 +
2 files changed, 18 insertions(+), 4 del
From: Likun Gao
Support for performance level set for sienna_cichlid.
Set standard performance level not fully support, will set to auto
performance level.
Set peak performance level not fully support, will do nothing with it.
Force clk level only support for 2 level for fine grained DPM.
Signed
From: Yong Zhao
Signed-off-by: Yong Zhao
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
index 82145572e5a3..52206050adb
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 4 ++--
drivers/gpu/drm/amd/include/soc15_ih_clientid.h | 1 +
2 files changed, 3 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/a
From: Likun Gao
Add SMU block for sienna_cichlid with psp load type.
Signed-off-by: Likun Gao
Reviewed-by: Jack Xiao
---
drivers/gpu/drm/amd/amdgpu/nv.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/drivers/gpu/drm/amd/amdgpu/nv.c
index 1b17fca98fef.
From: Likun Gao
Add support to set default pcie parameters for sienna_cichlid.
Add support to update pcie parameters for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
.../drm/amd/powerplay/sienna_cichlid_ppt.c| 42 +++
From: Likun Gao
Enable Graphics Clock (GFXCLK) Spread Spectrum for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/pow
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Jack Xiao
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/psp_v11_0.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c
b/drivers/gpu/drm/amd/amdgpu/psp_v11_0.c
index 3
From: Jack Xiao
Add a new ring type definition.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_ring.h | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgp
From: Likun Gao
Support Ultra Low Voltage for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/drivers/gpu/drm/amd/powerplay/sienna_cich
From: Likun Gao
Enable PSP block for firmware loading and other security
setup only when amdgpu use PSP load type to load ucode.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nv.c | 3 ++-
1 file changed, 2 insertions(+), 1 del
From: Likun Gao
Removed loading duplicate instances of SDMA FW for Sienna_Cichlid,
As sienna_cichlid only use a single image for all instances.
Signed-off-by: Likun Gao
Reviewed-by: John Clements
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 99 ++--
From: Likun Gao
Enable Graphics Clock Deep Sleep for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd
From: Likun Gao
Enable uclk dpm for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 4
1 file changed, 4 insertions(+)
diff --git a/drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nv.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/drivers/gpu/drm/amd/amdgpu/nv.c
index 860c69cccf94..1b17fca98fef 100644
-
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Jack Xiao
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c | 1 +
drivers/gpu/drm/amd/amdgpu/psp_v11_0.c | 7 +++
2 files changed, 8 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c
b/drivers
From: Likun Gao
Enable Display Clocks Dynamic Power Management (DPM) for sienna_cichlid.
Enable Display Controller Engine Fabric Clock Deep Sleep for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichli
From: Likun Gao
Enable LCLK DPM for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 4
1 file changed, 4 insertions(+)
diff --git a/drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c
From: Likun Gao
Make GFX deep sleep can be configure for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/dr
From: Likun Gao
Signed-off-by: Likun Gao
Reviewed-by: Jack Xiao
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nv.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/drivers/gpu/drm/amd/amdgpu/nv.c
index e2d97bcdf328..a4a80aed4b96 100644
--- a/d
From: Likun Gao
Support for SOCCLK DPM for sienna_cichlid.
Use feature mask to control DPM for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 14 +++---
1 file changed, 11 inserti
From: Jack Xiao
MES ring will use the assigned doorbell index for
command submission.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_doorbell.h | 2 ++
drivers/gpu/drm/amd/amdgpu/nv.c
From: Leo Liu
Sienna_Cichlid have 2 VCN instances, using different register for range
Signed-off-by: Leo Liu
Reviewed-by: Alex Deucher
Reviewed-by: James Zhu
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_doorbell.h | 7 ++-
drivers/gpu/drm/amd/amdgpu/nbio_v2_3.c
From: Jack Xiao
Enable the mes ring during mes block initialization.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 31 ++
1 file changed, 31 insertions(+)
diff --gi
From: Likun Gao
Support for Advanced Fan Control (AFC+) for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 1 +
1 file changed, 1 insertion(+)
diff --git a/drivers/gpu/drm/amd/powerplay/
From: Jack Xiao
Check if irq_src is NULL to avoid dereferencing a NULL pointer,
for MES ring is uneccessary to recieve an interrupt notification.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Reviewed-by: Christian König
Signed-off-by: Alex Deucher
---
drivers/
From: Likun Gao
Support for FCLK DPM for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 6 --
1 file changed, 4 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/powerpl
From: Likun Gao
SMU11 based similar to navi1x.
v2: squash in SMU IF updates
Signed-off-by: Likun Gao
Reviewed-by: Evan Quan
Reviewed-by: Kevin Wang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/Makefile|2 +-
drivers/gpu/drm/amd/powerplay/amdgpu_smu.c| 10
From: Jack Xiao
Implement mes ring functions and set up them.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 43 ++
1 file changed, 43 insertions(+)
diff --git a/dri
From: Likun Gao
Support to print PCIE clk levels for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
.../drm/amd/powerplay/sienna_cichlid_ppt.c| 31 +++
.../drm/amd/powerplay/sienna_cichlid_ppt.h| 3 ++
2 files chang
From: Likun Gao
Add athub v2.1 function and support to compile it.
Signed-off-by: Likun Gao
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/Makefile | 3 +-
drivers/gpu/drm/amd/amdgpu/athub_v2_1.c | 100
drivers/gpu/drm/amd
From: Likun Gao
Enable Auto Thermal Throttling for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/p
From: Jack Xiao
eop buffer will be used for mes queue setup.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 33 ++
1 file changed, 33 insertions(+)
diff --git a/driv
From: Jack Xiao
Allocate mqd buffer preparing for mes queue setup.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 37 ++
1 file changed, 37 insertions(+)
diff --git
From: Jack Xiao
Add mes block support to sienna_cichlid.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nv.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/drivers
From: Jack Xiao
Convert to psp defined ucode item, so that psp can recognize them.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_psp.c | 6 ++
1 file changed, 6 insertions(+)
diff --git a/dri
From: Jack Xiao
Add the definitions of mes commands.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_api_def.h | 405 +++
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 1 +
2 files c
From: Jack Xiao
Add sienna_cichlid mes firmware support.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 4
1 file changed, 4 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/mes_v
From: Jack Xiao
Install mes queue via kiq. Disable it temporarily
until it's workable.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 27 ++
1 file changed, 27 insert
From: Leo Liu
With basic IP block functions and ring functions
Signed-off-by: Leo Liu
Reviewed-by: James Zhu
Acked-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/Makefile | 1 +
drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.h | 1 +
drivers/gpu/drm/amd/amdgpu/vc
From: Jack Xiao
Directly writing mes queue registers to set up it.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 62 ++
1 file changed, 62 insertions(+)
diff --git
From: Leo Liu
This is for static powergating and clockgating
v2: fix registers (Alex)
Signed-off-by: Leo Liu
Reviewed-by: James Zhu
Acked-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c | 332 ++
1 file changed, 332 insertions(
From: Jack Xiao
Initialize the mqd according to mes ring setup.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 130 +
1 file changed, 130 insertions(+)
diff --git a/
From: Jack Xiao
Update some mes definitions.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_mes.h | 42 +++--
1 file changed, 40 insertions(+), 2 deletions(-)
diff --git a/driv
From: Jack Xiao
Copy mes firmware to gpu buffer.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_ucode.c | 14 ++
1 file changed, 14 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgp
From: Likun Gao
Enable System On Chip Clock Deep Sleep for sienna_cichlid.
Signed-off-by: Likun Gao
Reviewed-by: Kenneth Feng
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/powerplay/sienna_cichlid_ppt.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/d
From: Jack Xiao
Do the software initialization on the mes ring.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 26 ++
1 file changed, 26 insertions(+)
diff --git a/d
From: Jack Xiao
The routine is implemented to generate mes command to remove
a specified hardware queue.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 19 ++-
1 file changed
From: Jack Xiao
Copy mes firmware info into into global fw array, preparing
for fw front door loading.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 17 +
1 file changed, 17
From: Jack Xiao
The routine is implemented to generate mes command
to query the status of hardware scheduler.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 19 +++
1 file ch
From: Jack Xiao
The routine is implemented to generate mes command to
assign the hardware resources which can be scheduled
to mes.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 41 +
From: Leo Liu
By adding VCN HW block to Sienna_Cichlid
Signed-off-by: Leo Liu
Reviewed-by: James Zhu
Acked-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nv.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/drivers/gpu/drm
From: Jack Xiao
As mes ring directly submits to hardwared,
it's no need to set up GPU scheduler for mes ring.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Reviewed-by: Christian König
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_fence.c |
From: Leo Liu
By adding Sienna_Cichlid VCN firmware
Signed-off-by: Leo Liu
Reviewed-by: James Zhu
Acked-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c | 5 +
1 file changed, 5 insertions(+)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vcn.c
From: Likun Gao
The number of queue per pipe for mec on sienna_cichlid should be 4.
Signed-off-by: Likun Gao
Reviewed-by: Huang Rui
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c | 9 -
1 file changed, 8 insertions(+), 1 deletion(-)
diff --git a/drivers/gpu/d
From: Jack Xiao
The routine is implemented to generate mes command
to install a hardware queue.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 50 +-
1 file changed,
From: Jack Xiao
Update mes initialization sequence.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 20 +++-
1 file changed, 15 insertions(+), 5 deletions(-)
diff --git a/dri
From: Leo Liu
By setting up the flags to the ASIC
Signed-off-by: Leo Liu
Reviewed-by: James Zhu
Acked-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/nv.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/nv.c b/dr
From: Jack Xiao
The helper function is used to submit mes command and poll waiting
for the command completion.
v2: replaced with amdgpu_fence_wait_polling to wait.
Signed-off-by: Jack Xiao
Acked-by: Alex Deucher
Reviewed-by: Hawking Zhang
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd
From: Likun Gao
Correct CP_MES_IC_OP_CNTL register address for sienna_cichlid on mes v10.1.
Signed-off-by: Likun Gao
Reviewed-by: Jack Xiao
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/mes_v10_1.c | 39 +++---
1 file changed, 35 insertions(+), 4 deletions(-)
From: Leo Liu
With basic IP block functions and ring functions
Signed-off-by: Leo Liu
Reviewed-by: James Zhu
Acked-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/Makefile| 3 +-
drivers/gpu/drm/amd/amdgpu/jpeg_v3_0.c | 484 +
driver
From: Leo Liu
This is for static powergating and clockgating
Signed-off-by: Leo Liu
Reviewed-by: James Zhu
Acked-by: Alex Deucher
Signed-off-by: Alex Deucher
---
drivers/gpu/drm/amd/amdgpu/jpeg_v3_0.c | 129 +
1 file changed, 129 insertions(+)
diff --git a/drivers/g
1 - 100 of 225 matches
Mail list logo