Dear experts, It seems that QEMU has instruction counters support for emulated Cortex-A processors via their PMU regs and they can be accessed from guest programs.
I am wondering if QEMU has any instruction counter support for emulated Cortex-M processors? if so, how they can be used? Regards, yf
