On Thu, Oct 27, 2022 at 03:50:38PM +0800, Jason Wang wrote:
> Hi All:
> 
> This series tries to introduce PASID support for Intel IOMMU. The work
> is based on the previous scalabe mode support by implement the
> ECAP_PASID. A new "x-pasid-mode" is introduced to enable this
> mode. All internal vIOMMU codes were extended to support PASID instead
> of the current RID2PASID method. The code is also capable of
> provisiong address space with PASID. Note that no devices can issue
> PASID DMA right now, this needs future work.
> 
> This will be used for prototying PASID based device like virtio or
> future vPASID support for Intel IOMMU.
> 
> Test has been done with the Linux guest with scalalbe mode enabled and
> disabled. A virtio prototype[1][2] that can issue PAISD based DMA
> request were also tested, different PASID were used in TX and RX in
> those testing drivers.
> 
> Changes since V3:
> 
> - rearrange the member for vtd_iotlb_key structure
> - reorder the pasid parameter ahead of addr for vtd_lookup_iotlb()
> - allow access size from 1 to 8 for vtd_mem_ir_fault_ops

Reviewed-by: Peter Xu <pet...@redhat.com>

-- 
Peter Xu


Reply via email to