Ping, resending as no responses in over week.

V2:
  - rebased patch onto master branch
  - added check for RV64() for Load Double, as pointed out by Alistair Palmer.

In response to Alistair Palmer 
(https://lists.gnu.org/archive/html/qemu-riscv/2025-06/msg00010.html):
"Aren't you missing a check to ensure RL is set?"
  - There is no need to check if RL is set, as this is required by Spec for all 
Store Release instructions. 

Roan Richmond (1):
  Add RISCV ZALASR extension

 target/riscv/cpu.c                           |   1 +
 target/riscv/insn32.decode                   |  10 ++
 target/riscv/insn_trans/trans_rvzalasr.c.inc | 110 +++++++++++++++++++
 target/riscv/translate.c                     |   1 +
 4 files changed, 122 insertions(+)
 create mode 100644 target/riscv/insn_trans/trans_rvzalasr.c.inc

-- 
2.43.0


Reply via email to