On Tue, Jan 21, 2025 at 10:06:49AM +0800, Tao Su wrote:
> Date: Tue, 21 Jan 2025 10:06:49 +0800
> From: Tao Su <tao1...@linux.intel.com>
> Subject: [PATCH 3/4] target/i386: Add new CPU model ClearwaterForest
> X-Mailer: git-send-email 2.34.1
> 
> According to table 1-2 in Intel Architecture Instruction Set Extensions
> and Future Features (rev 056) [1], ClearwaterForest has the following new
> features which have already been virtualized:
> 
>     - AVX-VNNI-INT16 CPUID.(EAX=7,ECX=1):EDX[bit 10]
>     - SHA512 CPUID.(EAX=7,ECX=1):EAX[bit 0]
>     - SM3 CPUID.(EAX=7,ECX=1):EAX[bit 1]
>     - SM4 CPUID.(EAX=7,ECX=1):EAX[bit 2]
> 
> Add above features to new CPU model ClearwaterForest. Comparing with
> SierraForest, ClearwaterForest bare-metal contains all features of
> SierraForest-v2 CPU model and adds:
> 
>     - PREFETCHI CPUID.(EAX=7,ECX=1):EDX[bit 14]
>     - DDPD_U CPUID.(EAX=7,ECX=2):EDX[bit 3]
>     - BHI_NO IA32_ARCH_CAPABILITIES[bit 20]
> 
> Add above and all features of SierraForest-v2 CPU model to new CPU model
> ClearwaterForest.
> 
> [1] https://cdrdv2.intel.com/v1/dl/getContent/671368
> 
> Tested-by: Xuelian Guo <xuelian....@intel.com>
> Signed-off-by: Tao Su <tao1...@linux.intel.com>
> ---
>  target/i386/cpu.c | 135 ++++++++++++++++++++++++++++++++++++++++++++++
>  target/i386/cpu.h |  33 +++++++++---
>  2 files changed, 162 insertions(+), 6 deletions(-)
> 

Reviewed-by: Zhao Liu <zhao1....@intel.com>


Reply via email to