[Stable-9.1.2 32/58] target/riscv: Set vtype.vill on CPU reset

[Michael Tokarev]

From: Rob Bradford <rbradf...@rivosinc.com>

The RISC-V unprivileged specification "31.3.11. State of Vector
Extension at Reset" has a note that recommends vtype.vill be set on
reset as part of ensuring that the vector extension have a consistent
state at reset.

This change now makes QEMU consistent with Spike which sets vtype.vill
on reset.

Signed-off-by: Rob Bradford <rbradf...@rivosinc.com>
Reviewed-by: Daniel Henrique Barboza <dbarb...@ventanamicro.com>
Message-ID: <20240930165258.72258-1-rbradf...@rivosinc.com>
Signed-off-by: Alistair Francis <alistair.fran...@wdc.com>
(cherry picked from commit f8c1f36a2e3dab4935e7c5690e578ac71765766b)
Signed-off-by: Michael Tokarev <m...@tls.msk.ru>

diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index a90808a3ba..64265b63b5 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -1018,6 +1018,7 @@ static void riscv_cpu_reset_hold(Object *obj, ResetType 
type)
     cs->exception_index = RISCV_EXCP_NONE;
     env->load_res = -1;
     set_default_nan_mode(1, &env->fp_status);
+    env->vill = true;
 
 #ifndef CONFIG_USER_ONLY
     if (cpu->cfg.debug) {
-- 
2.39.5