If you use a keep out track perimetering the area you want clear, you will
get the same effect, providing there are no points the polygon can net onto
within that area.
Mike.
|---------+---------------------------->
| | [EMAIL PROTECTED]|
| | ink.com |
| | |
| | 07-Oct-2003 11:33|
| | AM |
| | Please respond to|
| | "Protel EDA |
| | Forum" |
| | |
|---------+---------------------------->
>--------------------------------------------------------------------------------------------------------------|
|
|
| To: [EMAIL PROTECTED]
|
| cc:
|
| Subject: [PEDA] Keepouts
|
>--------------------------------------------------------------------------------------------------------------|
Hi,
I wish to prevent a polygon from pouring in a certain area. I have used a
fill as a keepout on that layer, but I then get DRC errors showing shorts
where I have put the fill over tracks. I also get DRC clearance errors
where the fill is under a component. Is there a neater way of doing this
so it comes up DRC clean?
Regards
Dave
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* To post a message: mailto:[EMAIL PROTECTED]
*
* To leave this list visit:
* http://www.techservinc.com/protelusers/leave.html
*
* Contact the list manager:
* mailto:[EMAIL PROTECTED]
*
* Forum Guidelines Rules:
* http://www.techservinc.com/protelusers/forumrules.html
*
* Browse or Search previous postings:
* http://www.mail-archive.com/[EMAIL PROTECTED]
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
