Ron Peacetree <[EMAIL PROTECTED]> writes:
> Let's start by assuming that an element is <= in size to a cache line and a
> node fits into L1 DCache. [ much else snipped ]
So far, you've blithely assumed that you know the size of a cache line,
the sizes of L1 and L2 cache, and that you are working with sort keys
that you can efficiently pack into cache lines. And that you know the
relative access speeds of the caches and memory so that you can schedule
transfers, and that the hardware lets you get at that transfer timing.
And that the number of distinct key values isn't very large.
I don't see much prospect that anything we can actually use in a
portable fashion is going to emerge from this line of thought.
regards, tom lane
---------------------------(end of broadcast)---------------------------
TIP 5: don't forget to increase your free space map settings
