> On Fri, 5 Jan 2024 at 17:18, Lorenzo Bianconi <lore...@kernel.org> wrote: > > > > Reduce and split pcie controller memory ranges for en7523 SoC > > in order to properly load a pcie card on the second port. > > > > Signed-off-by: Lorenzo Bianconi <lore...@kernel.org> > > Sorry for it taking so long, but merged.
no worries :) > > BTW, do you know is there anybody willing to maintain this target? since I am currently working on en7581 (even if I do not have too much free cycles) I can help maintaining it. Regards, Lorenzo > > Regards, > Robert > > --- > > target/linux/airoha/dts/en7523.dtsi | 4 ++-- > > 1 file changed, 2 insertions(+), 2 deletions(-) > > > > diff --git a/target/linux/airoha/dts/en7523.dtsi > > b/target/linux/airoha/dts/en7523.dtsi > > index 72478b225cbb..024a89752acb 100644 > > --- a/target/linux/airoha/dts/en7523.dtsi > > +++ b/target/linux/airoha/dts/en7523.dtsi > > @@ -157,7 +157,7 @@ > > clocks = <&scu EN7523_CLK_PCIE>; > > clock-names = "sys_ck0"; > > bus-range = <0x00 0xff>; > > - ranges = <0x82000000 0 0x20000000 0x20000000 0 0x8000000>; > > + ranges = <0x82000000 0 0x20000000 0x20000000 0 0x2000000>; > > status = "disabled"; > > > > #interrupt-cells = <1>; > > @@ -186,7 +186,7 @@ > > clocks = <&scu EN7523_CLK_PCIE>; > > clock-names = "sys_ck1"; > > bus-range = <0x00 0xff>; > > - ranges = <0x82000000 0 0x28000000 0x28000000 0 0x8000000>; > > + ranges = <0x82000000 0 0x22000000 0x22000000 0 0x2000000>; > > status = "disabled"; > > > > #interrupt-cells = <1>; > > -- > > 2.43.0 > > > > > > _______________________________________________ > > openwrt-devel mailing list > > openwrt-devel@lists.openwrt.org > > https://lists.openwrt.org/mailman/listinfo/openwrt-devel
signature.asc
Description: PGP signature
_______________________________________________ openwrt-devel mailing list openwrt-devel@lists.openwrt.org https://lists.openwrt.org/mailman/listinfo/openwrt-devel
