On 07/14/2010 08:01 AM, Alex Hornung wrote:
> It seems that the first jtag scan works successfully, but subsequent
> scans fail miserably. The 'reset' command works (the device *is* reset)
> but it throws an error:
>
> JTAG scan chain interrogation failed: all ones.
> Check JTAG interface, timings, target power, etc.
> error: -100
>
>   
I'm a bit late to this discussion, but FWIW, I have never seen this
problem using a plain ol' wiggler plugged into a legacy parallel port to
debug a pxa270.  The only thing I have in my config file for
reset_config is...

reset_config trst_and_srst
reset_config separate

If I'm not mistaken regarding the wiggler hardware, "trst_open_drain"
and "srst_open_drain" would also be correct for my case (both resets are
pulled up on my board), but again works fine for me when omitted (or
even if specified as push_pull).

If you're still banging on this, the Intel app note entitled
"Recommended JTAG Circuitry for Debug with Intel Xscale
Microarchitecure" may help.  Fig 3 is a timing diagram showing JTAG
signals during reset.  Maybe playing with *adapter_nsrst_delay,
**jtag_ntrst_assert_width*, etc, vis-a-vis this diagram would help.

Also, don't know if you quoted your config files in their entirety, but
I don't see where imote2.cfg is sourced.

Hope this adds something.

-Mike


_______________________________________________
Openocd-development mailing list
Openocd-development@lists.berlios.de
https://lists.berlios.de/mailman/listinfo/openocd-development

Reply via email to