From: Yishai Hadas <yish...@nvidia.com>

Expose other function ifc bits to enable setting HCA caps on behalf of
other function.

In addition, expose vhca_resource_manager bit to control whether the
other function functionality is supported by firmware.

Signed-off-by: Yishai Hadas <yish...@nvidia.com>
Reviewed-by: Parav Pandit <pa...@nvidia.com>
Signed-off-by: Saeed Mahameed <sae...@nvidia.com>
---
 include/linux/mlx5/mlx5_ifc.h | 9 +++++++--
 1 file changed, 7 insertions(+), 2 deletions(-)

diff --git a/include/linux/mlx5/mlx5_ifc.h b/include/linux/mlx5/mlx5_ifc.h
index 96888f9f822d..3e337386faa8 100644
--- a/include/linux/mlx5/mlx5_ifc.h
+++ b/include/linux/mlx5/mlx5_ifc.h
@@ -1249,7 +1249,8 @@ enum mlx5_fc_bulk_alloc_bitmask {
 #define MLX5_FC_BULK_NUM_FCS(fc_enum) (MLX5_FC_BULK_SIZE_FACTOR * (fc_enum))
 
 struct mlx5_ifc_cmd_hca_cap_bits {
-       u8         reserved_at_0[0x20];
+       u8         reserved_at_0[0x1f];
+       u8         vhca_resource_manager[0x1];
 
        u8         reserved_at_20[0x3];
        u8         event_on_vhca_state_teardown_request[0x1];
@@ -4247,7 +4248,11 @@ struct mlx5_ifc_set_hca_cap_in_bits {
        u8         reserved_at_20[0x10];
        u8         op_mod[0x10];
 
-       u8         reserved_at_40[0x40];
+       u8         other_function[0x1];
+       u8         reserved_at_41[0xf];
+       u8         function_id[0x10];
+
+       u8         reserved_at_60[0x20];
 
        union mlx5_ifc_hca_cap_union_bits capability;
 };
-- 
2.26.2

Reply via email to