On 08.07.2020 13:03, Sergei Shtylyov wrote:
Some EtherAVB variants support internal clock delay configuration, which
can add larger delays than the delays that are typically supported by
the PHY (using an "rgmii-*id" PHY mode, and/or "[rt]xc-skew-ps"
properties).

Add properties for configuring the internal MAC delays.
These properties are mandatory, even when specified as zero, to
distinguish between old and new DTBs.

Update the (bogus) example accordingly.

Signed-off-by: Geert Uytterhoeven <geert+rene...@glider.be>

Reviewed-by: Sergei Shtylyov <sergei.shtyl...@cogentembedded.com>

   Oops!

Reviewed-by: Sergei Shtylyov <sergei.shtyl...@gmail.com>

[...]

MBR, Sergei

Reply via email to