On 09/04/2015 21:54, Christopher Morrow wrote:
> the math on their page is 'interesting'...

it's a t2 chipset.  should be all forwarded at asic level, i.e. at line
rate per port.

Nick


Reply via email to