Daniel Vetter <daniel.vet...@ffwll.ch> writes:

> - Separate out the depth stall from the depth count write, workarounds
>   say that a depth stall needs to be preceeded with a non-zero
>   post-sync op.
> - Implement the cs stall workaround like the kernel does.

It looks like these are actually not required for ivb, according to the
current bspec.  Also, holy crap we should refactor that to a helper
function.  But the actual change in bits being set looks like a correct
improvement.

Attachment: pgpIjtj5yA0Gq.pgp
Description: PGP signature

_______________________________________________
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/mesa-dev

Reply via email to