On Mon, Oct 2, 2017 at 4:08 PM, Anuj Phogat <anuj.pho...@gmail.com> wrote:
> Cc: mesa-sta...@lists.freedesktop.org
> Signed-off-by: Anuj Phogat <anuj.pho...@gmail.com>
> ---
> src/mesa/drivers/dri/i965/brw_state_upload.c | 7 +++++--
> 1 file changed, 5 insertions(+), 2 deletions(-)
>
> diff --git a/src/mesa/drivers/dri/i965/brw_state_upload.c
> b/src/mesa/drivers/dri/i965/brw_state_upload.c
> index a1bf54dc72..c224355a2b 100644
> --- a/src/mesa/drivers/dri/i965/brw_state_upload.c
> +++ b/src/mesa/drivers/dri/i965/brw_state_upload.c
> @@ -88,8 +88,11 @@ brw_upload_initial_gpu_state(struct brw_context *brw)
> if (devinfo->gen == 10) {
> BEGIN_BATCH(2);
> OUT_BATCH(_3DSTATE_3D_MODE << 16 | (2 - 2));
> - OUT_BATCH(GEN10_FLOAT_BLEND_OPTIMIZATION_ENABLE << 16 |
> - GEN10_FLOAT_BLEND_OPTIMIZATION_ENABLE);
> + /* From gen10 workaround table in h/w specs:
> + * "On 3DSTATE_3D_MODE, driver must always program bits 31:16 of DW1
> + * a value of 0xFFFF"
> + */
> + OUT_BATCH(0xFFFF << 16 | GEN10_FLOAT_BLEND_OPTIMIZATION_ENABLE);
>
Bits 31:16 are the mask bits. By programming them to 0xFFFF, you're making
it write the entire register and not just the float blend optimization
enable bit. If we're going to do that, we need to figure out what values
we want in the other fields and always set them along with the float blend
optimization enable bit.
--Jason
> ADVANCE_BATCH();
> }
>
> --
> 2.13.5
>
> _______________________________________________
> mesa-dev mailing list
> mesa-dev@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/mesa-dev
>
_______________________________________________
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/mesa-dev
