The type suffixes were wrong, and the 16 was missing the 0 prefix.
Fixes: 92f787ff86ab ("i965: Add support for disassembling 64-bit integer
immediates")
---
src/intel/compiler/brw_disasm.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/src/intel/compiler/brw_disasm.c b/src/intel/compiler/brw_disasm.c
index e2675b5f4c..2043d64b27 100644
--- a/src/intel/compiler/brw_disasm.c
+++ b/src/intel/compiler/brw_disasm.c
@@ -1012,10 +1012,10 @@ imm(FILE *file, const struct gen_device_info *devinfo,
enum brw_reg_type type,
{
switch (type) {
case BRW_REGISTER_TYPE_UQ:
- format(file, "0x%16lxUD", brw_inst_imm_uq(devinfo, inst));
+ format(file, "0x%016lxUQ", brw_inst_imm_uq(devinfo, inst));
break;
case BRW_REGISTER_TYPE_Q:
- format(file, "%ldD", brw_inst_imm_uq(devinfo, inst));
+ format(file, "%ldQ", brw_inst_imm_uq(devinfo, inst));
break;
case BRW_REGISTER_TYPE_UD:
format(file, "0x%08xUD", brw_inst_imm_ud(devinfo, inst));
--
2.13.6
_______________________________________________
mesa-dev mailing list
mesa-dev@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/mesa-dev
