Author: evancheng
Date: Fri Oct 12 04:03:31 2007
New Revision: 42900

URL: http://llvm.org/viewvc/llvm-project?rev=42900&view=rev
Log:
EXTRACT_SUBREG test case.

Added:
    llvm/trunk/test/CodeGen/X86/2007-10-12-CoalesceExtSubReg.ll

Added: llvm/trunk/test/CodeGen/X86/2007-10-12-CoalesceExtSubReg.ll
URL: 
http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/2007-10-12-CoalesceExtSubReg.ll?rev=42900&view=auto

==============================================================================
--- llvm/trunk/test/CodeGen/X86/2007-10-12-CoalesceExtSubReg.ll (added)
+++ llvm/trunk/test/CodeGen/X86/2007-10-12-CoalesceExtSubReg.ll Fri Oct 12 
04:03:31 2007
@@ -0,0 +1,35 @@
+; RUN: llvm-as < %s | llc -march=x86 | not movb
+
+define i16 @f(i32* %bp, i32* %ss) signext  {
+entry:
+       br label %cond_next127
+
+cond_next127:          ; preds = %cond_next391, %entry
+       %v.1 = phi i32 [ undef, %entry ], [ %tmp411, %cond_next391 ]            
; <i32> [#uses=1]
+       %tmp149 = mul i32 0, %v.1               ; <i32> [#uses=0]
+       %tmp254 = and i32 0, 15         ; <i32> [#uses=1]
+       %tmp256 = and i32 0, 15         ; <i32> [#uses=2]
+       br i1 false, label %cond_true267, label %cond_next391
+
+cond_true267:          ; preds = %cond_next127
+       ret i16 0
+
+cond_next391:          ; preds = %cond_next127
+       %tmp393 = load i32* %ss, align 4                ; <i32> [#uses=1]
+       %tmp395 = load i32* %bp, align 4                ; <i32> [#uses=2]
+       %tmp396 = shl i32 %tmp393, %tmp395              ; <i32> [#uses=2]
+       %tmp398 = sub i32 32, %tmp256           ; <i32> [#uses=2]
+       %tmp399 = lshr i32 %tmp396, %tmp398             ; <i32> [#uses=1]
+       %tmp405 = lshr i32 %tmp396, 31          ; <i32> [#uses=1]
+       %tmp406 = add i32 %tmp405, -1           ; <i32> [#uses=1]
+       %tmp409 = lshr i32 %tmp406, %tmp398             ; <i32> [#uses=1]
+       %tmp411 = sub i32 %tmp399, %tmp409              ; <i32> [#uses=1]
+       %tmp422445 = add i32 %tmp254, 0         ; <i32> [#uses=1]
+       %tmp426447 = add i32 %tmp395, %tmp256           ; <i32> [#uses=1]
+       store i32 %tmp426447, i32* %bp, align 4
+       %tmp429448 = icmp ult i32 %tmp422445, 63                ; <i1> [#uses=1]
+       br i1 %tmp429448, label %cond_next127, label %UnifiedReturnBlock
+
+UnifiedReturnBlock:            ; preds = %cond_next391
+       ret i16 0
+}


_______________________________________________
llvm-commits mailing list
[email protected]
http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits

Reply via email to