Changes in directory llvm/lib/Target/SparcV8:
SparcV8InstrInfo.td updated: 1.114 -> 1.115
---
Log message:
add conditional moves of float and double values on int/fp condition codes.
---
Diffs of the changes: (+27 -6)
SparcV8InstrInfo.td | 33 +++++++++++++++++++++++++++------
1 files changed, 27 insertions(+), 6 deletions(-)
Index: llvm/lib/Target/SparcV8/SparcV8InstrInfo.td
diff -u llvm/lib/Target/SparcV8/SparcV8InstrInfo.td:1.114
llvm/lib/Target/SparcV8/SparcV8InstrInfo.td:1.115
--- llvm/lib/Target/SparcV8/SparcV8InstrInfo.td:1.114 Tue Jan 31 00:56:30 2006
+++ llvm/lib/Target/SparcV8/SparcV8InstrInfo.td Tue Jan 31 01:26:55 2006
@@ -207,19 +207,18 @@
// SELECT_CC_* - Used to implement the SELECT_CC DAG operation. Expanded by
the
// scheduler into a branch sequence. This has to handle all permutations of
// selection between i32/f32/f64 on ICC and FCC.
-let usesCustomDAGSchedInserter = 1 in { // Expanded by the scheduler.
+let usesCustomDAGSchedInserter = 1, // Expanded by the scheduler.
+ Predicates = [HasNoV9] in { // V9 has conditional moves
def SELECT_CC_Int_ICC
: Pseudo<(ops IntRegs:$dst, IntRegs:$T, IntRegs:$F, i32imm:$Cond),
"; SELECT_CC_Int_ICC PSEUDO!",
[(set IntRegs:$dst, (V8selecticc IntRegs:$T, IntRegs:$F,
- imm:$Cond, ICC))]>,
- Requires<[HasNoV9]>;
+ imm:$Cond, ICC))]>;
def SELECT_CC_Int_FCC
: Pseudo<(ops IntRegs:$dst, IntRegs:$T, IntRegs:$F, i32imm:$Cond),
"; SELECT_CC_Int_FCC PSEUDO!",
[(set IntRegs:$dst, (V8selectfcc IntRegs:$T, IntRegs:$F,
- imm:$Cond, FCC))]>,
- Requires<[HasNoV9]>;
+ imm:$Cond, FCC))]>;
def SELECT_CC_FP_ICC
: Pseudo<(ops FPRegs:$dst, FPRegs:$T, FPRegs:$F, i32imm:$Cond),
"; SELECT_CC_FP_ICC PSEUDO!",
@@ -566,7 +565,7 @@
// FIXME: the encoding for the JIT should look at the condition field.
def FBCOND : FPBranchV8<0, (ops brtarget:$dst, V8CC:$cc),
- "f$cc $dst",
+ "fb$cc $dst",
[(V8brfcc bb:$dst, imm:$cc, FCC)]>;
@@ -748,6 +747,28 @@
"movf$cc %fcc, $F, $dst",
[(set IntRegs:$dst,
(V8selectfcc simm11:$F, IntRegs:$T, imm:$cc, FCC))]>;
+
+ def FMOVS_ICC
+ : Pseudo<(ops FPRegs:$dst, FPRegs:$T, FPRegs:$F, V8CC:$cc),
+ "fmovs$cc %icc, $F, $dst",
+ [(set FPRegs:$dst,
+ (V8selecticc FPRegs:$F, FPRegs:$T, imm:$cc, ICC))]>;
+ def FMOVD_ICC
+ : Pseudo<(ops DFPRegs:$dst, DFPRegs:$T, DFPRegs:$F, V8CC:$cc),
+ "fmovd$cc %icc, $F, $dst",
+ [(set DFPRegs:$dst,
+ (V8selecticc DFPRegs:$F, DFPRegs:$T, imm:$cc, ICC))]>;
+ def FMOVS_FCC
+ : Pseudo<(ops FPRegs:$dst, FPRegs:$T, FPRegs:$F, V8CC:$cc),
+ "fmovs$cc %fcc, $F, $dst",
+ [(set FPRegs:$dst,
+ (V8selectfcc FPRegs:$F, FPRegs:$T, imm:$cc, FCC))]>;
+ def FMOVD_FCC
+ : Pseudo<(ops DFPRegs:$dst, DFPRegs:$T, DFPRegs:$F, V8CC:$cc),
+ "fmovd$cc %fcc, $F, $dst",
+ [(set DFPRegs:$dst,
+ (V8selectfcc DFPRegs:$F, DFPRegs:$T, imm:$cc, FCC))]>;
+
}
// Floating-Point Move Instructions, p. 164 of the V9 manual.
_______________________________________________
llvm-commits mailing list
llvm-commits@cs.uiuc.edu
http://lists.cs.uiuc.edu/mailman/listinfo/llvm-commits
