| Issue |
171711
|
| Summary |
[RISC-V] Crash when assembling `la.tlsdesc`
|
| Labels |
backend:RISC-V
|
| Assignees |
ilovepi
|
| Reporter |
arichardson
|
I am not sure if this instruction is supposed to be supported in the assembler, but I was just trying to write an unrelated test and found that this crashes since it's not handled in RISCVAsmParser.cpp. Should this have `isCodeGenOnly = 1` or is it intended for the assembler? Wasn't quite clear to me from looking at https://github.com/llvm/llvm-project/commit/03a61d34ebf4f8eeaa6861bec3ab39c75bb41778.
Reproducer (https://godbolt.org/z/zzE4cjG53): `la.tlsdesc a0, sym`
_______________________________________________
llvm-bugs mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs