| Issue |
132685
|
| Summary |
MIPS/ASM: may optimize SW + ADDIU
|
| Labels |
|
| Assignees |
|
| Reporter |
wzssyqa
|
An asm code like
```
.set reorder
xxx:
$BB0_1: # %for.body
sw $4, 0($2)
addiu $2, $2, 4
bne $2, $3, $BB0_1
```
may be optimized to
```
.set reorder
xxx:
$BB0_1: # %for.body
addiu $2, $2, 4
sw $4, -4($2)
bne $2, $3, $BB0_1
```
So that the `sw` can be placed into delay slot.
![]()
_______________________________________________
llvm-bugs mailing list
llvm-bugs@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs
