| Issue |
117131
|
| Summary |
[RISC-V] How to use C types to represent the mask type in inline asm?
|
| Labels |
new issue
|
| Assignees |
|
| Reporter |
cocacola-wing
|
Hi, there
I wrote some rvv inline assembly code.
[Compiler Explorer](https://godbolt.org/z/9vY4jca8T)
If I modify the mask operand with vbool8_t and constraint 'vm', the vlm.v instruction generates a vsetvli instruction, which changes the SEW of the subsequent instructions.
Do I need to insert a vsetvl instruction before each asm?
![]()
_______________________________________________
llvm-bugs mailing list
llvm-bugs@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs
