https://bugs.llvm.org/show_bug.cgi?id=50360

            Bug ID: 50360
           Summary: [X86] Back merge some of the znver3 model features to
                    znver1/znver2 models
           Product: libraries
           Version: trunk
          Hardware: PC
                OS: Windows NT
            Status: NEW
          Severity: enhancement
          Priority: P
         Component: Backend: X86
          Assignee: [email protected]
          Reporter: [email protected]
                CC: [email protected], [email protected],
                    [email protected], [email protected],
                    [email protected], [email protected]
            Blocks: 32325

Now that Roman has been able to get the znver3 model into a decent state we
should investigate copying some of this to the older models.

At the very least we can improve the fpu-pipes of most instructions based off
what we've seen on znver3 samples, and copy them over if the AMD SoGs say that
they are the same for znver1/znver2.


Referenced Bugs:

https://bugs.llvm.org/show_bug.cgi?id=32325
[Bug 32325] [META][X86] Improve implementation and use of X86 scheduler models
-- 
You are receiving this mail because:
You are on the CC list for the bug.
_______________________________________________
llvm-bugs mailing list
[email protected]
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-bugs

Reply via email to