https://github.com/arsenm updated
https://github.com/llvm/llvm-project/pull/129058
>From 6898b936d27a6cc5dd8c0c4c8b45f8b359188f5b Mon Sep 17 00:00:00 2001
From: Matt Arsenault <matthew.arsena...@amd.com>
Date: Wed, 26 Feb 2025 22:59:31 +0700
Subject: [PATCH 1/2] AMDGPU: Add mir test for agpr constant reg_sequence
handling
---
...i-fold-operands-agpr-copy-reg-sequence.mir | 559 ++++++++++++++++++
1 file changed, 559 insertions(+)
create mode 100644
llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
diff --git
a/llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
b/llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
new file mode 100644
index 0000000000000..95112826b7112
--- /dev/null
+++ b/llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
@@ -0,0 +1,559 @@
+# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
UTC_ARGS: --version 5
+# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx908 -run-pass=si-fold-operands
-o - %s | FileCheck %s
+# RUN: llc -mtriple=amdgcn-amd-amdhsa -mcpu=gfx90a -run-pass=si-fold-operands
-o - %s | FileCheck %s
+
+---
+name: s_mov_b32_0_copy_vgpr_reg_sequence_128_splat_copy_to_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
s_mov_b32_0_copy_vgpr_reg_sequence_128_splat_copy_to_agpr
+ ; CHECK: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit
$exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1,
[[V_MOV_B32_e32_]], %subreg.sub2, [[V_MOV_B32_e32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 0
+ %1:vgpr_32 = COPY killed %0
+ %2:vreg_128 = REG_SEQUENCE %1, %subreg.sub0, %1, %subreg.sub1, %1,
%subreg.sub2, %1, %subreg.sub3
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: v_mov_b32_0_vgpr_reg_sequence_128_splat_copy_to_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: v_mov_b32_0_vgpr_reg_sequence_128_splat_copy_to_agpr
+ ; CHECK: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit
$exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1,
[[V_MOV_B32_e32_]], %subreg.sub2, [[V_MOV_B32_e32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY killed [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
+ %1:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %0, %subreg.sub3
+ %2:areg_128 = COPY killed %1
+ $agpr0_agpr1_agpr2_agpr3 = COPY %2
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: v_mov_b32_0_vgpr_reg_sequence_128_splat_copy_to_agpr_multi_use
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
v_mov_b32_0_vgpr_reg_sequence_128_splat_copy_to_agpr_multi_use
+ ; CHECK: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit
$exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1,
[[V_MOV_B32_e32_]], %subreg.sub2, [[V_MOV_B32_e32_]], %subreg.sub3
+ ; CHECK-NEXT: S_NOP 0, implicit [[REG_SEQUENCE]]
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY killed [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
+ %1:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %0, %subreg.sub3
+ S_NOP 0, implicit %1
+ %2:areg_128 = COPY killed %1
+ $agpr0_agpr1_agpr2_agpr3 = COPY %2
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b32_literal_copy_vgpr_reg_sequence_128_splat_copy_to_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
s_mov_b32_literal_copy_vgpr_reg_sequence_128_splat_copy_to_agpr
+ ; CHECK: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 999, implicit
$exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1,
[[V_MOV_B32_e32_]], %subreg.sub2, [[V_MOV_B32_e32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 999
+ %1:vgpr_32 = COPY %0
+ %2:vreg_128 = REG_SEQUENCE %1, %subreg.sub0, %1, %subreg.sub1, %1,
%subreg.sub2, %1, %subreg.sub3
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: v_mov_b32_literal_vgpr_reg_sequence_128_splat_copy_to_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
v_mov_b32_literal_vgpr_reg_sequence_128_splat_copy_to_agpr
+ ; CHECK: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 999, implicit
$exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1,
[[V_MOV_B32_e32_]], %subreg.sub2, [[V_MOV_B32_e32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY killed [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:vgpr_32 = V_MOV_B32_e32 999, implicit $exec
+ %1:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %0, %subreg.sub3
+ %2:areg_128 = COPY killed %1
+ $agpr0_agpr1_agpr2_agpr3 = COPY %2
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: v_mov_b32_literal_vgpr_reg_sequence_128_splat_copy_to_agpr_multi_use
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
v_mov_b32_literal_vgpr_reg_sequence_128_splat_copy_to_agpr_multi_use
+ ; CHECK: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 999, implicit
$exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1,
[[V_MOV_B32_e32_]], %subreg.sub2, [[V_MOV_B32_e32_]], %subreg.sub3
+ ; CHECK-NEXT: S_NOP 0, implicit [[REG_SEQUENCE]]
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY killed [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:vgpr_32 = V_MOV_B32_e32 999, implicit $exec
+ %1:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %0, %subreg.sub3
+ S_NOP 0, implicit %1
+ %2:areg_128 = COPY killed %1
+ $agpr0_agpr1_agpr2_agpr3 = COPY %2
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name:
s_mov_b32_0_splat_sgpr_128_copy_vgpr_copy_agpr_multi_use_reg_sequence_copy
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
s_mov_b32_0_splat_sgpr_128_copy_vgpr_copy_agpr_multi_use_reg_sequence_copy
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 0
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:sgpr_128 = REG_SEQUENCE killed
[[S_MOV_B32_]], %subreg.sub0, killed [[S_MOV_B32_]], %subreg.sub1, killed
[[S_MOV_B32_]], %subreg.sub2, killed [[S_MOV_B32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:vreg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: S_NOP 0, implicit [[COPY]]
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_1:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_2:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_3:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE1:%[0-9]+]]:areg_128 = REG_SEQUENCE
[[V_ACCVGPR_WRITE_B32_e64_]], %subreg.sub0, [[V_ACCVGPR_WRITE_B32_e64_1]],
%subreg.sub1, [[V_ACCVGPR_WRITE_B32_e64_2]], %subreg.sub2,
[[V_ACCVGPR_WRITE_B32_e64_3]], %subreg.sub3
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[REG_SEQUENCE1]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 0
+ %1:sgpr_128 = REG_SEQUENCE killed %0, %subreg.sub0, killed %0,
%subreg.sub1, killed %0, %subreg.sub2, killed %0, %subreg.sub3
+ %2:vreg_128 = COPY killed %1
+ S_NOP 0, implicit %2
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b32_0_splat_sgpr_128_copy_vgpr_copy_agpr_multi_use_reg_sequence
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
s_mov_b32_0_splat_sgpr_128_copy_vgpr_copy_agpr_multi_use_reg_sequence
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 0
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:sgpr_128 = REG_SEQUENCE
[[S_MOV_B32_]], %subreg.sub0, [[S_MOV_B32_]], %subreg.sub1, [[S_MOV_B32_]],
%subreg.sub2, [[S_MOV_B32_]], %subreg.sub3
+ ; CHECK-NEXT: S_NOP 0, implicit [[REG_SEQUENCE]]
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_1:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_2:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_3:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE1:%[0-9]+]]:areg_128 = REG_SEQUENCE
[[V_ACCVGPR_WRITE_B32_e64_]], %subreg.sub0, [[V_ACCVGPR_WRITE_B32_e64_1]],
%subreg.sub1, [[V_ACCVGPR_WRITE_B32_e64_2]], %subreg.sub2,
[[V_ACCVGPR_WRITE_B32_e64_3]], %subreg.sub3
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[REG_SEQUENCE1]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 0
+ %1:sgpr_128 = REG_SEQUENCE %0, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %0, %subreg.sub3
+ S_NOP 0, implicit %1
+ %2:vreg_128 = COPY %1
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b32_0_splat_sgpr_128_copy_vgpr_copy_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: s_mov_b32_0_splat_sgpr_128_copy_vgpr_copy_agpr
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 0
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_1:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_2:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_3:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 0, implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:areg_128 = REG_SEQUENCE
[[V_ACCVGPR_WRITE_B32_e64_]], %subreg.sub0, [[V_ACCVGPR_WRITE_B32_e64_1]],
%subreg.sub1, [[V_ACCVGPR_WRITE_B32_e64_2]], %subreg.sub2,
[[V_ACCVGPR_WRITE_B32_e64_3]], %subreg.sub3
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 0
+ %1:sgpr_128 = REG_SEQUENCE killed %0, %subreg.sub0, killed %0,
%subreg.sub1, killed %0, %subreg.sub2, killed %0, %subreg.sub3
+ %2:vreg_128 = COPY %1
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b32_999_splat_sgpr_128_copy_vgpr_copy_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: s_mov_b32_999_splat_sgpr_128_copy_vgpr_copy_agpr
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 999
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY [[S_MOV_B32_]]
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 [[COPY]], implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_1:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 [[COPY]], implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_2:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 [[COPY]], implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_3:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 [[COPY]], implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:areg_128 = REG_SEQUENCE
[[V_ACCVGPR_WRITE_B32_e64_]], %subreg.sub0, [[V_ACCVGPR_WRITE_B32_e64_1]],
%subreg.sub1, [[V_ACCVGPR_WRITE_B32_e64_2]], %subreg.sub2,
[[V_ACCVGPR_WRITE_B32_e64_3]], %subreg.sub3
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 999
+ %1:sgpr_128 = REG_SEQUENCE %0, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %0, %subreg.sub3
+ %2:vreg_128 = COPY %1
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b32_mixed_imm_literal_inputs_splat_sgpr_128_copy_vgpr_copy_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
s_mov_b32_mixed_imm_literal_inputs_splat_sgpr_128_copy_vgpr_copy_agpr
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 999
+ ; CHECK-NEXT: [[S_MOV_B32_1:%[0-9]+]]:sgpr_32 = S_MOV_B32 1
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 1, implicit $exec
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY [[S_MOV_B32_]]
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_1:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 [[COPY]], implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_2:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 [[COPY]], implicit $exec
+ ; CHECK-NEXT: [[V_ACCVGPR_WRITE_B32_e64_3:%[0-9]+]]:agpr_32 =
V_ACCVGPR_WRITE_B32_e64 1, implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:areg_128 = REG_SEQUENCE
[[V_ACCVGPR_WRITE_B32_e64_]], %subreg.sub0, [[V_ACCVGPR_WRITE_B32_e64_1]],
%subreg.sub1, [[V_ACCVGPR_WRITE_B32_e64_2]], %subreg.sub2,
[[V_ACCVGPR_WRITE_B32_e64_3]], %subreg.sub3
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 999
+ %1:sgpr_32 = S_MOV_B32 1
+ %2:sgpr_128 = REG_SEQUENCE %1, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %1, %subreg.sub3
+ %3:vreg_128 = COPY %2
+ %4:areg_128 = COPY %3
+ $agpr0_agpr1_agpr2_agpr3 = COPY %4
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b32_0_splat_sgpr_128_copy_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: s_mov_b32_0_splat_sgpr_128_copy_agpr
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 0
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:sgpr_128 = REG_SEQUENCE
[[S_MOV_B32_]], %subreg.sub0, [[S_MOV_B32_]], %subreg.sub1, [[S_MOV_B32_]],
%subreg.sub2, [[S_MOV_B32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 0
+ %1:sgpr_128 = REG_SEQUENCE %0, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %0, %subreg.sub3
+ %2:areg_128 = COPY %1
+ $agpr0_agpr1_agpr2_agpr3 = COPY %2
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name:
v_mov_b32_mixed_literal_imm_inputs_vgpr_reg_sequence_128_splat_copy_to_agpr
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
v_mov_b32_mixed_literal_imm_inputs_vgpr_reg_sequence_128_splat_copy_to_agpr
+ ; CHECK: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 0, implicit
$exec
+ ; CHECK-NEXT: [[V_MOV_B32_e32_1:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 999,
implicit $exec
+ ; CHECK-NEXT: [[V_MOV_B32_e32_2:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 8,
implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[V_MOV_B32_e32_1]], %subreg.sub1,
[[V_MOV_B32_e32_2]], %subreg.sub2, [[V_MOV_B32_e32_1]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY killed [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:vgpr_32 = V_MOV_B32_e32 0, implicit $exec
+ %1:vgpr_32 = V_MOV_B32_e32 999, implicit $exec
+ %2:vgpr_32 = V_MOV_B32_e32 8, implicit $exec
+ %3:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %1, %subreg.sub1, %2,
%subreg.sub2, %1, %subreg.sub3
+ %4:areg_128 = COPY killed %3
+ $agpr0_agpr1_agpr2_agpr3 = COPY %4
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b64_0_copy_vgpr_reg_sequence_128_splat_copy_to_agpr_elt64
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
s_mov_b64_0_copy_vgpr_reg_sequence_128_splat_copy_to_agpr_elt64
+ ; CHECK: [[V_MOV_B:%[0-9]+]]:vreg_64_align2 = V_MOV_B64_PSEUDO 0, implicit
$exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B]], %subreg.sub0_sub1, [[V_MOV_B]], %subreg.sub2_sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_64 = S_MOV_B64 0
+ %1:vreg_64_align2 = COPY killed %0
+ %2:vreg_128 = REG_SEQUENCE %1, %subreg.sub0_sub1, %1, %subreg.sub2_sub3
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b64_0_copy_vgpr_reg_sequence_128_splat_copy_to_agpr_subreg_elt32
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name:
s_mov_b64_0_copy_vgpr_reg_sequence_128_splat_copy_to_agpr_subreg_elt32
+ ; CHECK: [[V_MOV_B:%[0-9]+]]:vreg_64_align2 = V_MOV_B64_PSEUDO 0, implicit
$exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B]].sub0, %subreg.sub0, [[V_MOV_B]].sub1, %subreg.sub1, [[V_MOV_B]],
%subreg.sub1_sub2
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_64 = S_MOV_B64 0
+ %1:vreg_64_align2 = COPY killed %0
+ %2:vreg_128 = REG_SEQUENCE %1.sub0, %subreg.sub0, %1.sub1, %subreg.sub1,
%1, %subreg.sub1_sub2
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name:
s_mov_b64_plus_unfoldable_copy_vgpr_reg_sequence_128_splat_copy_to_agpr_elt64
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $vgpr0_vgpr1
+ ; CHECK-LABEL: name:
s_mov_b64_plus_unfoldable_copy_vgpr_reg_sequence_128_splat_copy_to_agpr_elt64
+ ; CHECK: liveins: $vgpr0_vgpr1
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[V_MOV_B:%[0-9]+]]:vreg_64_align2 = V_MOV_B64_PSEUDO 0,
implicit $exec
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:vreg_64_align2 = COPY $vgpr0_vgpr1
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B]], %subreg.sub0_sub1, [[COPY]], %subreg.sub2_sub3
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY1]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_64 = S_MOV_B64 0
+ %1:vreg_64_align2 = COPY killed %0
+ %2:vreg_64_align2 = COPY $vgpr0_vgpr1
+ %3:vreg_128 = REG_SEQUENCE %1, %subreg.sub0_sub1, %2, %subreg.sub2_sub3
+ %4:areg_128 = COPY %3
+ $agpr0_agpr1_agpr2_agpr3 = COPY %4
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: sgpr_source_copy_vgpr_reg_sequence_128_splat_copy_to_agpr_elt64
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $sgpr8_sgpr9
+ ; CHECK-LABEL: name:
sgpr_source_copy_vgpr_reg_sequence_128_splat_copy_to_agpr_elt64
+ ; CHECK: liveins: $sgpr8_sgpr9
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr8_sgpr9
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vreg_64_align2 = COPY killed [[COPY]]
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE [[COPY1]],
%subreg.sub0_sub1, [[COPY1]], %subreg.sub2_sub3
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY2]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_64 = COPY $sgpr8_sgpr9
+ %1:vreg_64_align2 = COPY killed %0
+ %2:vreg_128 = REG_SEQUENCE %1, %subreg.sub0_sub1, %1, %subreg.sub2_sub3
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: sgpr_source_copy_vgpr_reg_sequence_192_repeated_uses_elt64
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $sgpr8_sgpr9, $sgpr10_sgpr11
+
+ ; CHECK-LABEL: name:
sgpr_source_copy_vgpr_reg_sequence_192_repeated_uses_elt64
+ ; CHECK: liveins: $sgpr8_sgpr9, $sgpr10_sgpr11
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr8_sgpr9
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr10_sgpr11
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_192 = REG_SEQUENCE [[COPY1]],
%subreg.sub0_sub1, [[REG_SEQUENCE]], %subreg.sub2_sub3, [[COPY1]],
%subreg.sub4_sub5
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:areg_192 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3_agpr4_agpr5 = COPY [[COPY2]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3_agpr4_agpr5
+ %0:sreg_64 = COPY $sgpr8_sgpr9
+ %1:sreg_64 = COPY $sgpr10_sgpr11
+ %2:vreg_192 = REG_SEQUENCE %1, %subreg.sub0_sub1, %2, %subreg.sub2_sub3,
%1, %subreg.sub4_sub5
+ %3:areg_192 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3_agpr4_agpr5 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3_agpr4_agpr5
+
+...
+
+---
+name: sgpr_source_copy_vgpr_reg_sequence_192_mixed_subreg_size_uses
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $sgpr8_sgpr9, $sgpr10_sgpr11
+
+ ; CHECK-LABEL: name:
sgpr_source_copy_vgpr_reg_sequence_192_mixed_subreg_size_uses
+ ; CHECK: liveins: $sgpr8_sgpr9, $sgpr10_sgpr11
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr8_sgpr9
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr10
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr11
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_192 = REG_SEQUENCE [[COPY1]],
%subreg.sub0_sub1, [[COPY2]], %subreg.sub2_sub3, [[COPY2]], %subreg.sub4,
[[COPY2]], %subreg.sub5
+ ; CHECK-NEXT: [[COPY3:%[0-9]+]]:areg_192 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3_agpr4_agpr5 = COPY [[COPY3]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3_agpr4_agpr5
+ %0:sreg_64 = COPY $sgpr8_sgpr9
+ %1:sreg_32 = COPY $sgpr10
+ %2:sreg_32 = COPY $sgpr11
+ %3:vreg_192 = REG_SEQUENCE %1, %subreg.sub0_sub1, %2, %subreg.sub2_sub3,
%2, %subreg.sub4, %2, %subreg.sub5
+ %4:areg_192 = COPY %3
+ $agpr0_agpr1_agpr2_agpr3_agpr4_agpr5 = COPY %4
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3_agpr4_agpr5
+
+...
+
+---
+name: sgpr_source_copy_vgpr_reg_sequence_128_subreg_uses
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $sgpr8_sgpr9, $sgpr10_sgpr11
+
+ ; CHECK-LABEL: name: sgpr_source_copy_vgpr_reg_sequence_128_subreg_uses
+ ; CHECK: liveins: $sgpr8_sgpr9, $sgpr10_sgpr11
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_64 = COPY $sgpr8_sgpr9
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sreg_64 = COPY $sgpr10_sgpr11
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[COPY]].sub1, %subreg.sub0, [[COPY1]].sub1, %subreg.sub1, [[COPY]].sub0,
%subreg.sub2, [[COPY1]].sub0, %subreg.sub3
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:areg_192 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY2]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_64 = COPY $sgpr8_sgpr9
+ %1:sreg_64 = COPY $sgpr10_sgpr11
+ %2:vreg_128 = REG_SEQUENCE %0.sub1, %subreg.sub0, %1.sub1, %subreg.sub1,
%0.sub0, %subreg.sub2, %1.sub0, %subreg.sub3
+ %3:areg_192 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: s_mov_b64_copy_vgpr_reg_sequence_128_subreg_uses
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: s_mov_b64_copy_vgpr_reg_sequence_128_subreg_uses
+ ; CHECK: [[S_MOV_B64_:%[0-9]+]]:sreg_64 = S_MOV_B64 0
+ ; CHECK-NEXT: [[S_MOV_B64_1:%[0-9]+]]:sreg_64 = S_MOV_B64 64
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[S_MOV_B64_]].sub1, %subreg.sub0, [[S_MOV_B64_1]].sub1, %subreg.sub1,
[[S_MOV_B64_]].sub0, %subreg.sub2, [[S_MOV_B64_1]].sub0, %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_192 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_64 = S_MOV_B64 0
+ %1:sreg_64 = S_MOV_B64 64
+ %2:vreg_128 = REG_SEQUENCE %0.sub1, %subreg.sub0, %1.sub1, %subreg.sub1,
%0.sub0, %subreg.sub2, %1.sub0, %subreg.sub3
+ %3:areg_192 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: sgpr_source_copy_vgpr_reg_sequence_128_elt_32
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $sgpr8, $sgpr9, $sgpr10, $sgpr11
+
+ ; CHECK-LABEL: name: sgpr_source_copy_vgpr_reg_sequence_128_elt_32
+ ; CHECK: liveins: $sgpr8, $sgpr9, $sgpr10, $sgpr11
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr8
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr9
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr10
+ ; CHECK-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $sgpr11
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_192 = REG_SEQUENCE [[COPY]],
%subreg.sub3, [[COPY1]], %subreg.sub2, [[COPY2]], %subreg.sub0, [[COPY2]],
%subreg.sub1
+ ; CHECK-NEXT: [[COPY4:%[0-9]+]]:areg_192 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY4]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_32 = COPY $sgpr8
+ %1:sreg_32 = COPY $sgpr9
+ %2:sreg_32 = COPY $sgpr10
+ %3:sreg_32 = COPY $sgpr11
+ %4:vreg_192 = REG_SEQUENCE %0, %subreg.sub3, %1, %subreg.sub2, %2,
%subreg.sub0, %2, %subreg.sub1
+ %5:areg_192 = COPY %4
+ $agpr0_agpr1_agpr2_agpr3 = COPY %5
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: sgpr_source_copy_vgpr_reg_sequence_128_elt_32_repeated_uses
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $sgpr8, $sgpr9
+
+ ; CHECK-LABEL: name:
sgpr_source_copy_vgpr_reg_sequence_128_elt_32_repeated_uses
+ ; CHECK: liveins: $sgpr8, $sgpr9
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr8
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr9
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_192 = REG_SEQUENCE [[COPY]],
%subreg.sub3, [[COPY1]], %subreg.sub2, [[COPY]], %subreg.sub0, [[COPY1]],
%subreg.sub1
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:areg_192 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY2]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_32 = COPY $sgpr8
+ %1:sreg_32 = COPY $sgpr9
+ %2:vreg_192 = REG_SEQUENCE %0, %subreg.sub3, %1, %subreg.sub2, %0,
%subreg.sub0, %1, %subreg.sub1
+ %3:areg_192 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: sgpr_source_copy_vgpr_reg_sequence_128_elt_32_other_uses
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $sgpr8, $sgpr9
+
+ ; CHECK-LABEL: name:
sgpr_source_copy_vgpr_reg_sequence_128_elt_32_other_uses
+ ; CHECK: liveins: $sgpr8, $sgpr9
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:sreg_32 = COPY $sgpr8
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr9
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_192 = REG_SEQUENCE [[COPY]],
%subreg.sub3, [[COPY1]], %subreg.sub2, [[COPY]], %subreg.sub0, [[COPY1]],
%subreg.sub1
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:areg_192 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: S_NOP 0, implicit [[COPY]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY2]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sreg_32 = COPY $sgpr8
+ %1:sreg_32 = COPY $sgpr9
+ %2:vreg_192 = REG_SEQUENCE %0, %subreg.sub3, %1, %subreg.sub2, %0,
%subreg.sub0, %1, %subreg.sub1
+ %3:areg_192 = COPY %2
+ S_NOP 0, implicit %0
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
>From a20c83866183fc24b2a0df6e493a74fedb9dbba3 Mon Sep 17 00:00:00 2001
From: Matt Arsenault <matthew.arsena...@amd.com>
Date: Thu, 27 Feb 2025 22:37:53 +0700
Subject: [PATCH 2/2] Test some cases with mixed sgpr and vgpr inputs
---
...i-fold-operands-agpr-copy-reg-sequence.mir | 171 ++++++++++++++++++
1 file changed, 171 insertions(+)
diff --git
a/llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
b/llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
index 95112826b7112..f45b35e239587 100644
--- a/llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
+++ b/llvm/test/CodeGen/AMDGPU/si-fold-operands-agpr-copy-reg-sequence.mir
@@ -557,3 +557,174 @@ body: |
S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
...
+
+---
+name: vreg_128_mixed_sgpr_vgpr_copy_sources_0
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $vgpr0, $vgpr1, $sgpr8, $sgpr9
+
+ ; CHECK-LABEL: name: vreg_128_mixed_sgpr_vgpr_copy_sources_0
+ ; CHECK: liveins: $vgpr0, $vgpr1, $sgpr8, $sgpr9
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr8
+ ; CHECK-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $sgpr9
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE [[COPY]],
%subreg.sub0, [[COPY1]], %subreg.sub1, [[COPY2]], %subreg.sub2, [[COPY3]],
%subreg.sub3
+ ; CHECK-NEXT: [[COPY4:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY4]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:vgpr_32 = COPY $vgpr0
+ %1:vgpr_32 = COPY $vgpr1
+ %2:sreg_32 = COPY $sgpr8
+ %3:sreg_32 = COPY $sgpr9
+ %4:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %1, %subreg.sub1, %2,
%subreg.sub2, %3, %subreg.sub3
+ %5:areg_128 = COPY %4
+ $agpr0_agpr1_agpr2_agpr3 = COPY %5
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: vreg_128_mixed_sgpr_vgpr_copy_sources_1
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $vgpr0, $sgpr8, $sgpr9, $sgpr10
+
+ ; CHECK-LABEL: name: vreg_128_mixed_sgpr_vgpr_copy_sources_1
+ ; CHECK: liveins: $vgpr0, $sgpr8, $sgpr9, $sgpr10
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:sreg_32 = COPY $sgpr8
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:sreg_32 = COPY $sgpr9
+ ; CHECK-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $sgpr10
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE [[COPY]],
%subreg.sub0, [[COPY1]], %subreg.sub1, [[COPY2]], %subreg.sub2, [[COPY3]],
%subreg.sub3
+ ; CHECK-NEXT: [[COPY4:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY4]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:vgpr_32 = COPY $vgpr0
+ %1:sreg_32 = COPY $sgpr8
+ %2:sreg_32 = COPY $sgpr9
+ %3:sreg_32 = COPY $sgpr10
+ %4:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %1, %subreg.sub1, %2,
%subreg.sub2, %3, %subreg.sub3
+ %5:areg_128 = COPY %4
+ $agpr0_agpr1_agpr2_agpr3 = COPY %5
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: vreg_128_mixed_sgpr_vgpr_copy_sources_2
+tracksRegLiveness: true
+body: |
+ bb.0:
+ liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $sgpr8
+
+ ; CHECK-LABEL: name: vreg_128_mixed_sgpr_vgpr_copy_sources_2
+ ; CHECK: liveins: $vgpr0, $vgpr1, $vgpr2, $vgpr3, $sgpr8
+ ; CHECK-NEXT: {{ $}}
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr0
+ ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vgpr_32 = COPY $vgpr1
+ ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr2
+ ; CHECK-NEXT: [[COPY3:%[0-9]+]]:sreg_32 = COPY $sgpr8
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE [[COPY]],
%subreg.sub0, [[COPY1]], %subreg.sub1, [[COPY2]], %subreg.sub2, [[COPY3]],
%subreg.sub3
+ ; CHECK-NEXT: [[COPY4:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY4]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:vgpr_32 = COPY $vgpr0
+ %1:vgpr_32 = COPY $vgpr1
+ %2:vgpr_32 = COPY $vgpr2
+ %3:sreg_32 = COPY $sgpr8
+ %4:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %1, %subreg.sub1, %2,
%subreg.sub2, %3, %subreg.sub3
+ %5:areg_128 = COPY %4
+ $agpr0_agpr1_agpr2_agpr3 = COPY %5
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: vreg_128_mixed_sgpr_vgpr_imm_sources_0
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: vreg_128_mixed_sgpr_vgpr_imm_sources_0
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 0
+ ; CHECK-NEXT: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1,
implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[S_MOV_B32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1, [[S_MOV_B32_]],
%subreg.sub2, [[V_MOV_B32_e32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 0
+ %1:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
+ %2:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %1, %subreg.sub1, %0,
%subreg.sub2, %1, %subreg.sub3
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: vreg_128_mixed_sgpr_vgpr_imm_sources_1
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: vreg_128_mixed_sgpr_vgpr_imm_sources_1
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 999
+ ; CHECK-NEXT: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1,
implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[S_MOV_B32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1, [[S_MOV_B32_]],
%subreg.sub2, [[V_MOV_B32_e32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 999
+ %1:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
+ %2:vreg_128 = REG_SEQUENCE %0, %subreg.sub0, %1, %subreg.sub1, %0,
%subreg.sub2, %1, %subreg.sub3
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: vreg_128_mixed_sgpr_vgpr_imm_sources_2
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: vreg_128_mixed_sgpr_vgpr_imm_sources_2
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 999
+ ; CHECK-NEXT: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 1,
implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[S_MOV_B32_]], %subreg.sub1, [[S_MOV_B32_]],
%subreg.sub2, [[S_MOV_B32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 999
+ %1:vgpr_32 = V_MOV_B32_e32 1, implicit $exec
+ %2:vreg_128 = REG_SEQUENCE %1, %subreg.sub0, %0, %subreg.sub1, %0,
%subreg.sub2, %0, %subreg.sub3
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
+
+---
+name: vreg_128_mixed_sgpr_vgpr_imm_sources_3
+tracksRegLiveness: true
+body: |
+ bb.0:
+ ; CHECK-LABEL: name: vreg_128_mixed_sgpr_vgpr_imm_sources_3
+ ; CHECK: [[S_MOV_B32_:%[0-9]+]]:sgpr_32 = S_MOV_B32 8
+ ; CHECK-NEXT: [[V_MOV_B32_e32_:%[0-9]+]]:vgpr_32 = V_MOV_B32_e32 123,
implicit $exec
+ ; CHECK-NEXT: [[REG_SEQUENCE:%[0-9]+]]:vreg_128 = REG_SEQUENCE
[[V_MOV_B32_e32_]], %subreg.sub0, [[V_MOV_B32_e32_]], %subreg.sub1,
[[V_MOV_B32_e32_]], %subreg.sub2, [[S_MOV_B32_]], %subreg.sub3
+ ; CHECK-NEXT: [[COPY:%[0-9]+]]:areg_128 = COPY [[REG_SEQUENCE]]
+ ; CHECK-NEXT: $agpr0_agpr1_agpr2_agpr3 = COPY [[COPY]]
+ ; CHECK-NEXT: S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+ %0:sgpr_32 = S_MOV_B32 8
+ %1:vgpr_32 = V_MOV_B32_e32 123, implicit $exec
+ %2:vreg_128 = REG_SEQUENCE %1, %subreg.sub0, %1, %subreg.sub1, %1,
%subreg.sub2, %0, %subreg.sub3
+ %3:areg_128 = COPY %2
+ $agpr0_agpr1_agpr2_agpr3 = COPY %3
+ S_ENDPGM 0, implicit $agpr0_agpr1_agpr2_agpr3
+
+...
_______________________________________________
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits
