[llvm-branch-commits] [llvm-branch] r314326 - Revert "Merging r312337:"

[Tom Stellard via llvm-branch-commits]

Author: tstellar
Date: Wed Sep 27 11:06:46 2017
New Revision: 314326

URL: http://llvm.org/viewvc/llvm-project?rev=314326&view=rev
Log:
Revert "Merging r312337:"

This reverts commit r314324.

I unintentionally deleted most of the svn:mergeinfo for the release_50
branch with this commit.

Removed:
    llvm/branches/release_50/test/CodeGen/AMDGPU/hazard.mir
Modified:
    llvm/branches/release_50/lib/Target/AMDGPU/GCNHazardRecognizer.cpp

Modified: llvm/branches/release_50/lib/Target/AMDGPU/GCNHazardRecognizer.cpp
URL: 
http://llvm.org/viewvc/llvm-project/llvm/branches/release_50/lib/Target/AMDGPU/GCNHazardRecognizer.cpp?rev=314326&r1=314325&r2=314326&view=diff
==============================================================================
--- llvm/branches/release_50/lib/Target/AMDGPU/GCNHazardRecognizer.cpp 
(original)
+++ llvm/branches/release_50/lib/Target/AMDGPU/GCNHazardRecognizer.cpp Wed Sep 
27 11:06:46 2017
@@ -218,17 +218,12 @@ void GCNHazardRecognizer::RecedeCycle()
 
 int GCNHazardRecognizer::getWaitStatesSince(
     function_ref<bool(MachineInstr *)> IsHazard) {
-  int WaitStates = 0;
+  int WaitStates = -1;
   for (MachineInstr *MI : EmittedInstrs) {
-    if (MI) {
-      if (IsHazard(MI))
-        return WaitStates;
-
-      unsigned Opcode = MI->getOpcode();
-      if (Opcode == AMDGPU::DBG_VALUE || Opcode == AMDGPU::IMPLICIT_DEF)
-        continue;
-    }
     ++WaitStates;
+    if (!MI || !IsHazard(MI))
+      continue;
+    return WaitStates;
   }
   return std::numeric_limits<int>::max();
 }

Removed: llvm/branches/release_50/test/CodeGen/AMDGPU/hazard.mir
URL: 
http://llvm.org/viewvc/llvm-project/llvm/branches/release_50/test/CodeGen/AMDGPU/hazard.mir?rev=314325&view=auto
==============================================================================
--- llvm/branches/release_50/test/CodeGen/AMDGPU/hazard.mir (original)
+++ llvm/branches/release_50/test/CodeGen/AMDGPU/hazard.mir (removed)
@@ -1,31 +0,0 @@
-# RUN: llc -march=amdgcn -mcpu=tonga -verify-machineinstrs -run-pass 
post-RA-hazard-rec %s -o - | FileCheck -check-prefix=GCN -check-prefix=VI %s
-# RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass 
post-RA-hazard-rec %s -o - | FileCheck -check-prefix=GCN -check-prefix=GFX9 %s
-
-# GCN:    bb.0.entry:
-# GCN:      %m0 = S_MOV_B32
-# GFX9:     S_NOP 0
-# VI-NOT:   S_NOP_0
-# GCN:      V_INTERP_P1_F32
-
----
-name:            hazard_implicit_def
-alignment:       0
-exposesReturnsTwice: false
-legalized:       false
-regBankSelected: false
-selected:        false
-tracksRegLiveness: true
-registers:
-liveins:
-  - { reg: '%sgpr7', virtual-reg: '' }
-  - { reg: '%vgpr4', virtual-reg: '' }
-body:             |
-  bb.0.entry:
-    liveins: %sgpr7, %vgpr4
-
-    %m0 = S_MOV_B32 killed %sgpr7
-    %vgpr5 = IMPLICIT_DEF
-    %vgpr0 = V_INTERP_P1_F32 killed %vgpr4, 0, 0, implicit %m0, implicit %exec
-    SI_RETURN_TO_EPILOG killed %vgpr5, killed %vgpr0
-
-...


_______________________________________________
llvm-branch-commits mailing list
llvm-branch-commits@lists.llvm.org
http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-branch-commits