The StMicro NAND chip (512Mbit, 64MB) is connected to the local bus,
the first local bus' user-programmable machine is configured by the
firmware to work with NAND chips.

QE GPIO pin is used to poll the NAND's Ready-Not-Busy signal.

Signed-off-by: Anton Vorontsov <[EMAIL PROTECTED]>
---
 arch/powerpc/boot/dts/mpc836x_rdk.dts |   12 ++++++++++++
 1 files changed, 12 insertions(+), 0 deletions(-)

diff --git a/arch/powerpc/boot/dts/mpc836x_rdk.dts 
b/arch/powerpc/boot/dts/mpc836x_rdk.dts
index b4f3a17..10237dc 100644
--- a/arch/powerpc/boot/dts/mpc836x_rdk.dts
+++ b/arch/powerpc/boot/dts/mpc836x_rdk.dts
@@ -398,6 +398,18 @@
                        device-width = <1>;
                };
 
+               [EMAIL PROTECTED],0 {
+                       compatible = "fsl,upm-nand";
+                       reg = <1 0 1>;
+                       fsl,upm-addr-offset = <16>;
+                       fsl,upm-cmd-offset = <8>;
+                       gpios = <&qe_pio_e 18 0>;
+
+                       flash {
+                               compatible = "stm,nand512-a";
+                       };
+               };
+
                [EMAIL PROTECTED],0 {
                        device_type = "display";
                        compatible = "fujitsu,MB86277", "fujitsu,mint";
-- 
1.5.6.3
_______________________________________________
Linuxppc-dev mailing list
Linuxppc-dev@ozlabs.org
https://ozlabs.org/mailman/listinfo/linuxppc-dev

Reply via email to