>> What is a "front side cache"? What exactly does it cache? If it's >> a cache for one CPU only, that fact should be shown in the device >> tree somehow. > > Its in front of the memory controllers. Its not specific to a given > CPU.
Ah, I see. That relationship is implicit in the device tree already, both this cache controller and that memory controller are child nodes of the same soc node, so your device tree is fine. Just for my own understanding, is this a coherent cache? (I'm too lazy to read the manual ;-) ) Segher _______________________________________________ Linuxppc-dev mailing list Linuxppc-dev@ozlabs.org https://ozlabs.org/mailman/listinfo/linuxppc-dev
