On Mon, 2007-09-03 at 11:08 +1000, David Gibson wrote:
> On Fri, Aug 31, 2007 at 03:04:52PM -0500, Josh Boyer wrote:
> > Device tree source file for the PPC405 Walnut evaluation board.
> >
> > Signed-off-by: Josh Boyer <[EMAIL PROTECTED]>
> >
> > ---
> > arch/powerpc/boot/dts/walnut.dts | 183
> > +++++++++++++++++++++++++++++++++++++++
> > 1 file changed, 183 insertions(+)
> >
> > --- /dev/null
> > +++ linux-2.6/arch/powerpc/boot/dts/walnut.dts
> > @@ -0,0 +1,183 @@
> > +/*
> > + * Device Tree Source for IBM Walnut
> > + *
> > + * Copyright 2007 IBM Corp.
> > + * Josh Boyer <[EMAIL PROTECTED]>
> > + *
> > + * This file is licensed under the terms of the GNU General Public
> > + * License version 2. This program is licensed "as is" without
> > + * any warranty of any kind, whether express or implied.
> > + */
> > +
> > +/ {
> > + #address-cells = <1>;
> > + #size-cells = <1>;
> > + model = "ibm,walnut";
> > + compatible = "ibm,walnut";
> > + dcr-parent = <&/cpus/PowerPC,[EMAIL PROTECTED]>;
> > +
> > + cpus {
> > + #address-cells = <1>;
> > + #size-cells = <0>;
> > +
> > + PowerPC,[EMAIL PROTECTED] {
> > + device_type = "cpu";
> > + reg = <0>;
> > + clock-frequency = <bebc200>; /* Filled in by zImage */
> > + timebase-frequency = <0>; /* Filled in by zImage */
> > + i-cache-line-size = <20>;
> > + d-cache-line-size = <20>;
> > + i-cache-size = <4000>;
> > + d-cache-size = <4000>;
> > + dcr-controller;
> > + dcr-access-method = "native";
> > + };
> > + };
> > +
> > + memory {
> > + device_type = "memory";
> > + reg = <0 0>; /* Filled in by zImage */
> > + };
> > +
> > + UIC0: interrupt-controller {
> > + compatible = "ibm,uic";
> > + interrupt-controller;
> > + cell-index = <0>;
> > + dcr-reg = <0c0 9>;
> > + #address-cells = <0>;
> > + #size-cells = <0>;
> > + #interrupt-cells = <2>;
> > + };
> > +
> > + plb {
> > + compatible = "ibm,plb3";
> > + #address-cells = <1>;
> > + #size-cells = <1>;
> > + ranges;
> > + clock-frequency = <0>; /* Filled in by zImage */
> > +
> > + SDRAM0: memory-controller {
> > + compatible = "ibm,sdram-405gp";
> > + dcr-reg = <010 2>;
> > + };
> > +
> > + MAL: mcmal {
> > + compatible = "ibm,mcmal-405gp", "ibm,mcmal";
> > + dcr-reg = <180 62>;
> > + num-tx-chans = <2>;
> > + num-rx-chans = <1>;
> > + interrupt-parent = <&UIC0>;
> > + interrupts = <a 4 b 4 c 4 d 4 e 4>;
> > + };
> > +
> > + POB0: opb {
> > + compatible = "ibm,opb";
>
> Need an opb-405gp here, too.
Yep.
> > + #address-cells = <1>;
> > + #size-cells = <1>;
> > + ranges = <0 ef600000 a00000>;
>
> Hrm... something we ought to clarify is the interpretation of the
> POB0_BEAR register with respect to the bridge's ranges property. For
> 440 I think the BEAR will need to be interpreted as an OPB address,
> rather than a PLB address, but I'm not sure if that will work here
> with the limited ranges property you have.
Ok, I'll look at this.
josh
_______________________________________________
Linuxppc-dev mailing list
Linuxppc-dev@ozlabs.org
https://ozlabs.org/mailman/listinfo/linuxppc-dev
