On Fri, 31 May 2019 10:55:19 +0200
Philipp Zabel <p.za...@pengutronix.de> wrote:

> On i.MX8MQ/MM a separate control block contains registers for per-core
> resets, clock gating, and fuse register control.
> 
> Signed-off-by: Philipp Zabel <p.za...@pengutronix.de>

Reviewed-by: Boris Brezillon <boris.brezil...@collabora.com>

> ---
>  drivers/staging/media/hantro/hantro.h | 2 ++
>  1 file changed, 2 insertions(+)
> 
> diff --git a/drivers/staging/media/hantro/hantro.h 
> b/drivers/staging/media/hantro/hantro.h
> index feaa439a17b3..295a00d59a5f 100644
> --- a/drivers/staging/media/hantro/hantro.h
> +++ b/drivers/staging/media/hantro/hantro.h
> @@ -167,6 +167,7 @@ hantro_vdev_to_func(struct video_device *vdev)
>   * @bases:           Mapped addresses of VPU registers.
>   * @enc_base:                Mapped address of VPU encoder register for 
> convenience.
>   * @dec_base:                Mapped address of VPU decoder register for 
> convenience.
> + * @ctrl_base:               Mapped address of VPU control block.
>   * @vpu_mutex:               Mutex to synchronize V4L2 calls.
>   * @irqlock:         Spinlock to synchronize access to data structures
>   *                   shared with interrupt handlers.
> @@ -185,6 +186,7 @@ struct hantro_dev {
>       void __iomem **bases;
>       void __iomem *enc_base;
>       void __iomem *dec_base;
> +     void __iomem *ctrl_base;
>  
>       struct mutex vpu_mutex; /* video_device lock */
>       spinlock_t irqlock;

Reply via email to