Today in the perfevents subsystem it looks like DTLB/ITLB misses are
implemented as HW counter only.
On some processors, like PowerPC 8xx, there is no counter for that.
However DTLB/ITLB misses are handled as exceptions via software, so we
have an opportunity to implement a SW counter for that.
What's the easiest/best way to implement it ?
Christophe
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majord...@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
