The TCSR clkref_en clocks gate the QREF block which provides reference
clocks to the PCIe PHYs. Wire up the LDO supplies required by the QREF
and refgen blocks on the CRD board.

Reviewed-by: Konrad Dybcio <[email protected]>
Signed-off-by: Qiang Yu <[email protected]>
---
 arch/arm64/boot/dts/qcom/glymur-crd.dts | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/arch/arm64/boot/dts/qcom/glymur-crd.dts 
b/arch/arm64/boot/dts/qcom/glymur-crd.dts
index 6125617de82a..44766a73b0d1 100644
--- a/arch/arm64/boot/dts/qcom/glymur-crd.dts
+++ b/arch/arm64/boot/dts/qcom/glymur-crd.dts
@@ -28,3 +28,23 @@ &mdss_dp1 {
 &mdss_dp1_out {
        link-frequencies = /bits/ 64 <1620000000 2700000000 5400000000 
8100000000>;
 };
+
+&tcsr {
+       vdda-qrefrpt0-0p9-supply = <&vreg_l2f_e1_0p83>;
+       vdda-qrefrpt1-0p9-supply = <&vreg_l2f_e1_0p83>;
+       vdda-qrefrpt2-0p9-supply = <&vreg_l2f_e1_0p83>;
+       vdda-qrefrpt3-0p9-supply = <&vreg_l2h_e0_0p72>;
+       vdda-qrefrpt4-0p9-supply = <&vreg_l2h_e0_0p72>;
+       vdda-qrefrx0-0p9-supply = <&vreg_l2f_e1_0p83>;
+       vdda-qrefrx1-0p9-supply = <&vreg_l2f_e1_0p83>;
+       vdda-qrefrx2-0p9-supply = <&vreg_l2f_e1_0p83>;
+       vdda-qrefrx4-0p9-supply = <&vreg_l2h_e0_0p72>;
+       vdda-qrefrx5-0p9-supply = <&vreg_l3f_e0_0p72>;
+       vdda-qreftx0-0p9-supply = <&vreg_l3f_e0_0p72>;
+       vdda-qreftx0-1p2-supply = <&vreg_l4h_e0_1p2>;
+       vdda-qreftx1-0p9-supply = <&vreg_l1f_e1_0p82>;
+       vdda-refgen3-0p9-supply = <&vreg_l2f_e0_0p82>;
+       vdda-refgen3-1p2-supply = <&vreg_l4h_e0_1p2>;
+       vdda-refgen4-0p9-supply = <&vreg_l1f_e1_0p82>;
+       vdda-refgen4-1p2-supply = <&vreg_l4f_e1_1p08>;
+};

-- 
2.34.1


Reply via email to