From: Vinod Koul <vk...@kernel.org>

This adds pincontrol node to SDX55 dts.

Signed-off-by: Vinod Koul <vk...@kernel.org>
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasi...@linaro.org>
---
 arch/arm/boot/dts/qcom-sdx55.dtsi | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi 
b/arch/arm/boot/dts/qcom-sdx55.dtsi
index ca7d4e4f5d11..08b4a40338fa 100644
--- a/arch/arm/boot/dts/qcom-sdx55.dtsi
+++ b/arch/arm/boot/dts/qcom-sdx55.dtsi
@@ -96,6 +96,16 @@ pdc: interrupt-controller@b210000 {
                        interrupt-controller;
                };
 
+               tlmm: pinctrl@f100000 {
+                       compatible = "qcom,sdx55-pinctrl";
+                       reg = <0xf100000 0x300000>;
+                       interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>;
+                       gpio-controller;
+                       #gpio-cells = <2>;
+                       interrupt-controller;
+                       #interrupt-cells = <2>;
+               };
+
                intc: interrupt-controller@17800000 {
                        compatible = "qcom,msm-qgic2";
                        interrupt-controller;
-- 
2.25.1

Reply via email to