Ingo Molnar wrote:
* Venki Pallipadi <[EMAIL PROTECTED]> wrote:
Aviod TLB flush IPIs during C3 states by voluntary leave_mm() before
entering C3.
The performance impact of TLB flush on C3 should not be significant
with respect to C3 wakeup latency. Also, CPUs tend to flush TLB in
hardware while in C3 anyways.
Are there any CPUs around which *don't* flush the TLB across C3? (I
guess it's not guaranteed by the spec, though, and as TLBs grow larger
there might be incentive to keep them online.)
-hpa
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to [EMAIL PROTECTED]
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
