On Tue, 28 Aug 2018 16:51:11 +0100,
Julien Thierry <julien.thie...@arm.com> wrote:
> 
> Signed-off-by: Julien Thierry <julien.thie...@arm.com>
> Suggested-by: Daniel Thompson <daniel.thomp...@linaro.org>
> Cc: Catalin Marinas <catalin.mari...@arm.com>
> Cc: Will Deacon <will.dea...@arm.com>
> Cc: Suzuki K Poulose <suzuki.poul...@arm.com>
> Cc: Marc Zyngier <marc.zyng...@arm.com>
> ---
>  arch/arm64/kernel/cpufeature.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c
> index e238b79..1e433ac 100644
> --- a/arch/arm64/kernel/cpufeature.c
> +++ b/arch/arm64/kernel/cpufeature.c
> @@ -1039,7 +1039,7 @@ static void cpu_has_fwb(const struct 
> arm64_cpu_capabilities *__unused)
>       {
>               .desc = "GIC system register CPU interface",
>               .capability = ARM64_HAS_SYSREG_GIC_CPUIF,
> -             .type = ARM64_CPUCAP_SYSTEM_FEATURE,
> +             .type = ARM64_CPUCAP_STRICT_BOOT_CPU_FEATURE,
>               .matches = has_useable_gicv3_cpuif,
>               .sys_reg = SYS_ID_AA64PFR0_EL1,
>               .field_pos = ID_AA64PFR0_GIC_SHIFT,
> -- 
> 1.9.1
> 

This definitely deserves a commit message, such as:

"We do not support systems where some CPUs have an operational GICv3
 CPU interface, and some don't. Let's make this requirement obvious by
 flagging the GICv3 capability as being strict."

Thanks,

        M.

-- 
Jazz is not dead, it just smell funny.

Reply via email to