On Thu, 30 Aug 2018, Andy Shevchenko wrote: > Power button IRQ actually has a second level of interrupts to > distinguish between UI and POWER buttons. Moreover, current > implementation looks awkward in approach to handle second level IRQs by > first level related IRQ chip. > > To address above issues, split power button IRQ to be chained as well. > > Signed-off-by: Andy Shevchenko <andriy.shevche...@linux.intel.com> > --- > drivers/mfd/intel_soc_pmic_bxtwc.c | 41 ++++++++++++++++++++++-------- > include/linux/mfd/intel_soc_pmic.h | 1 + > 2 files changed, 32 insertions(+), 10 deletions(-)
Applied, thanks. -- Lee Jones [李琼斯] Linaro Services Technical Lead Linaro.org │ Open source software for ARM SoCs Follow Linaro: Facebook | Twitter | Blog